
SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009


- 3-A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V
 Fixed-Output and Adjustable Versions
- Open Drain Power-Good (PG) Status Output (Fixed Options Only)
- Dropout Voltage Typically 150 mV at 3 A (TPS75733)
- Low 125 μA Typical Quiescent Current
- Fast Transient Response
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Available in 5-Pin TO-220 and TO-263
 Surface-Mount Packages
- Thermal Shutdown Protection




description

The TPS757xx family of 3-A low dropout (LDO) regulators contains four fixed voltage option regulators with integrated power-good (\overline{PG}) and an adjustable voltage option regulator. These devices are capable of supplying 3 A of output current with a dropout of 150 mV (TPS75733). Therefore, the device is capable of performing a 3.3-V to 2.5-V conversion. Quiescent current is 125 μ A at full load and drops down to less than 1 μ A when the device is disabled. The TPS757xx is designed to have fast transient response for large load current changes.

TPS75733 DROPOUT VOLTAGE vs



TPS75715 LOAD TRANSIENT RESPONSE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is low (typically 150 mV at an output current of 3 A for the TPS75733) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is low and independent of output loading (typically 125 μ A over the full range of output current). These two key specifications yield a significant improvement in operating life for battery-powered systems.


The device is enabled when \overline{EN} is connected to a low-level voltage. This LDO family also features a sleep mode; applying a TTL high signal to \overline{EN} (enable) shuts down the regulator, reducing the quiescent current to less than 1 μA at $T_J = 25$ °C. The power-good terminal (\overline{PG}) is an active low, open drain output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS757xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS757xx family is available in a 5-pin TO–220 (KC) and TO–263 (KTT) packages.

AVAILABLE OPTIONS

| TJ | OUTPUT VOLTAGE (TYP) | TO-220 (KC) | TO-263(KTT) | | |
|----------------|--------------------------|-------------|-------------|--|--|
| | 3.3 V | TPS75733KC | TPS75733KTT | | |
| | 2.5 V | TPS75725KC | TPS75725KTT | | |
| -40°C to 125°C | 1.8 V | TPS75718KC | TPS75718KTT | | |
| | 1.5 V | TPS75715KC | TPS75715KTT | | |
| | Adjustable 1.22 V to 5 V | TPS75701KC | TPS75701KTT | | |

NOTE: The TPS75701 is programmable using an external resistor divider (see application information). The KTT package is available taped and reeled. Add an R suffix to the device type (e.g., TPS75701KTTR) to indicate tape and reel.




[†] See application information section for capacitor selection details.


Figure 1. Typical Application Configuration (For Fixed Output Options)



functional block diagram—adjustable version



functional block diagram—fixed version




Terminal Functions (TPS757xx)

| TERMINAL | | | | | | | | | |
|-------------|-----|-----|--|--|--|--|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | | | | |
| EN | 1 | I | Enable input | | | | | | |
| FB/PG | 5 | I | Feedback input voltage for adjustable device/PG output for fixed options | | | | | | |
| GND | 3 | | Regulator ground | | | | | | |
| IN | 2 | - 1 | Input voltage | | | | | | |
| OUTPUT | 4 | 0 | Regulated output voltage | | | | | | |
| Thermal Pad | _ | | Connect to GND or Float | | | | | | |

SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

TPS757xx PG timing diagram



NOTE: V_{IT} -Trip voltage is typically 9% lower than the output voltage (91%V_O). V_{IT} to V_{IT} to V_{IT} is the hysteresis voltage.

detailed description

The TPS757xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS75701 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.

pin functions

enable (EN)

The $\overline{\mathsf{EN}}$ terminal is an input which enables or shuts down the device. If $\overline{\mathsf{EN}}$ is a logic high, the device will be in shutdown mode. When $\overline{\mathsf{EN}}$ goes to logic low, the device will be enabled.

power-good (PG)

The \overline{PG} terminal for the fixed voltage option devices is an open drain, active low output that indicates the status of V_O (output of the LDO). When V_O reaches approximately 91% of the regulated voltage, \overline{PG} will go to a low impedance state. It will go to a high-impedance state when V_O falls below approximately 89% (i.e. over load condition) of the regulated voltage. The open drain output of the \overline{PG} terminal requires a pullup resistor.

feedback (FB)

FB is an input terminal used for the adjustable-output option and must be connected to the output terminal either directly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistor divider for other output voltages. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V_O to filter noise is not recommended because it may cause the regulator to oscillate.



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

detailed description (continued)

input voltage (IN)

The V_{IN} terminal is an input to the regulator.

output voltage (OUTPUT)

The VOUTPUT terminal is an output to the regulator.

absolute maximum ratings over operating junction temperature range (unless otherwise noted)†

| Input voltage range [‡] , V _I | |
|--|-------------------------------|
| Voltage range at EN | |
| Maximum PG voltage (fixed options only) | |
| Peak output current | Internally limited |
| Continuous total power dissipation | See Dissipation Rating Tables |
| Output voltage, V _O (OUTPUT, FB) | 5.5 V |
| Operating junction temperature range, T _J | –40°C to 150°C |
| Storage temperature range, T _{stq} | –65°C to 150°C |
| ESD rating, HBM | 2 kV |
| ESD rating, CDM | 500 V |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | R _θ JC (°C/W) | R _{θJA} (°C/W)§ | | |
|---------|--------------------------|--------------------------|--|--|
| TO-220 | 2 | 58.7¶ | | |
| TO-263 | 2 | 38.7# | | |

[§] For both packages, the R_{θJA} values were computed using JEDEC high K board (2S2P) with 1 ounce internal copper plane and ground plane. There was no air flow across the packages

recommended operating conditions

| | MIN | MAX | UNIT |
|--|------|-----|------|
| Input voltage, V_I | 2.8 | 5.5 | V |
| Output voltage range, VO | 1.22 | 5 | V |
| Output current, IO | C | 3 | Α |
| Operating virtual junction temperature, TJ | -40 | 125 | °C |

To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$.



[‡] All voltage values are with respect to network terminal ground.

 $[\]P_{R\theta JA}$ was computed assuming a vertical, free standing TO-220 package with pins soldered to the board. There is no heatsink attached to the package.

[#] R_{0JA} was computed assuming a horizontally mounted TO-263 package with pins soldered to the board. There is no copper pad underneath the package.

SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

electrical characteristics over recommended operating junction temperature range (T_J = -40° C to 125°C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, $\overline{\text{EN}}$ = 0 V, C_o = 100 μF (unless otherwise noted)

| PARAME | TER | TEST (| CONDITIONS | MIN | TYP | MAX | UNIT | | |
|--|---|---|---|---------------------|------|---------------------|-------|--|--|
| | | $1.22 \text{ V} \le \text{V}_{0} \le 5.5 \text{ V},$ | T _J = 25°C | | ٧o | | | | |
| | Adjustable voltage | 1.22 V ≤ V _O ≤ 5.5 V | | 0.97 V _O | | 1.03 V _O | V | | |
| | Aujustable voltage | 1.22 V \leq V _O \leq 5.5 V, (see Note 1) | T _J = 0 to 125°C | 0.98 V _O | | 1.02 V _O | ľ | | |
| | 151/01 | T _J = 25°C, | 2.8 V < V _I < 5.5 V | | 1.5 | | ., | | |
| Output voltage | 1.5 V Output | $2.8~V \leq V_{I} \leq 5.5~V$ | | 1.455 | | 1.545 | V | | |
| (see Note 2) | 4.0.1/.0 | T _J = 25°C, | 2.8 V < V _I < 5.5 V | | 1.8 | | V | | |
| | 1.8 V Output | $2.8~V \leq V_{I} \leq 5.5~V$ | | 1.746 | | 1.854 | V | | |
| | 2.5.1/ Outrout | T _J = 25°C, | 3.5 V < V _I < 5.5 V | | 2.5 | | ., | | |
| | 2.5 V Output | $3.5 \text{ V} \leq \text{V}_{\text{I}} \leq 5.5 \text{ V}$ | | 2.425 | | 2.575 | V | | |
| | 0.01/.00// | $T_J = 25^{\circ}C$, | 4.3 V < V _I < 5.5 V | | 3.3 | | V | | |
| | 3.3 V Output | $4.3 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$ | | 3.201 | | 3.399 | | | |
| Quiescent current (GND cu | Quiescent current (GND current) | | | | 125 | | | | |
| (see Notes 2 and 3) | | | | | | 200 | μΑ | | |
| Output voltage line regulation | Output voltage line regulation (ΔV _O /V _O) | | /, T _J = 25°C | | 0.04 | | %/V | | |
| (see Note 3) | | V _O + 1 V ≤ V _I < 5.5 \ | | | 0.1 | 76/ V | | | |
| Load regulation (see Note 2 | 2) | | | | 0.35 | | %/V | | |
| Output noise voltage | TPS75715 | BW = 300 Hz to 50 k | Hz, T _J = 25°C, V _I = 2.8 V | | 35 | | μVrms | | |
| Output current limit | | VO = 0 V | | 5.5 | 10 | 14 | А | | |
| Thermal shutdown junction | temperature | | | | 150 | | °C | | |
| 01 | | $\overline{EN} = V_{I},$ | T _J = 25°C | | 0.1 | | μΑ | | |
| Standby current | | EN = V _I | | | | 10 | μΑ | | |
| FB input current | TPS75701 | FB = 1.5 V | | -1 | | 1 | μΑ | | |
| Power supply ripple rejection | TPS75715 | f = 100 Hz, V _I = 2.8 V, | T _J = 25°C, I _O = 3 A | | 62 | | dB | | |
| Minimum input voltage for valid PG | | $I_{O(PG)} = 300 \mu A$ | V(PG) ≤ 0.8 V | | 0 | | V | | |
| PG trip threshold voltage Fixed options only | | V _O decreasing | | 89 | | 93 | %Vo | | |
| PG hysteresis voltage | Fixed options only | Measured at VO | | | 0.5 | | %Vo | | |
| PG output low voltage | Fixed options only | V _I = 2.8 V, | I _{O(PG)} = 1 mA | | 0.15 | 0.4 | V | | |
| PG leakage current | Fixed options only | V _(PG) = 5 V | | | | 1 | μΑ | | |

NOTES: 1. The adjustable option operates with a 2% tolerance over $T_J = 0$ to 125 °C.

- 2. $I_0 = 1 \text{ mA to } 3 \text{ A}$
- 3. If $V_0 \le 2.5 \text{ V}$ then $V_{lmin} = 2.8 \text{ V}$, $V_{lmax} = 5.5 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.8 \text{ V})}{100} \times 1000$$

If $V_O > 2.5 \text{ V}$ then $V_{Imin} = V_O + 1 \text{ V}$, $V_{Imax} = 5.5 \text{ V}$:

Line regulation (mV) =
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1 V))}{100} \times 1000$$



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

electrical characteristics over recommended operating junction temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 100~\mu F$ (unless otherwise noted) (continued)

| | PARAMETER | TE | MIN | TYP | MAX | UNIT | | |
|------------------------------|--|-------------------------|-------------------------|-----------------------|-----|------|------|----|
| | | EN = V _I | EN = V _I | | | | 1 | μΑ |
| Input cur | rent (EN) | $\overline{EN} = 0 \ V$ | | | -1 | 0 | 1 | μΑ |
| High level EN input voltage | | | | | 2 | | | V |
| Low leve | Low level EN input voltage | | | | | | 0.7 | V |
| | B | I _O = 3 A, | V _I = 3.2 V, | T _J = 25°C | | 150 | | ., |
| VO | Dropout voltage, (3.3 V output) (see Note 4) | I _O = 3 A, | V _I = 3.2 V | | | | 300 | mV |
| Discharge transistor current | | $V_0 = 1.5 V$ | T _J = 25°C | | 10 | 25 | | mA |
| ., | UVLO | T _J = 25°C, | V _I rising | | 2.2 | | 2.75 | V |
| VI | UVLO hysteresis | T _J = 25°C, | V _I falling | | | 100 | | mV |


NOTE 4: IN voltage equals V_O(typ) – 100 mV; TPS75715, TPS75718, and TPS75725 dropout voltage limited by input voltage range limitations (i.e., TPS75733 input voltage is set to 3.2 V for the purpose of this test).

TYPICAL CHARACTERISTICS

Table of Graphs

| | | | FIGURE |
|----------------|-----------------------------------|-------------------------|--------|
| | | vs Output current | 2, 3 |
| VO | Output voltage | vs Junction temperature | 4, 5 |
| | Ground current | vs Junction temperature | 6 |
| | Power supply ripple rejection | vs Frequency | 7 |
| | Output spectral noise density | vs Frequency | 8 |
| z _o | Output impedance | vs Frequency | 9 |
| ., | Description | vs Input voltage | 10 |
| V_{DO} | Dropout voltage | vs Junction temperature | 11 |
| VI | Minimum required input voltage | vs Output voltage | 12 |
| | Line transient response | | 13, 15 |
| | Load transient response | | 14, 16 |
| ۷o | Output voltage and enable voltage | vs Time (start-up) | 17 |
| | Equivalent series resistance | vs Output current | 19, 20 |


TYPICAL CHARACTERISTICS








TPS75733

TYPICAL CHARACTERISTICS












TPS75733


TYPICAL CHARACTERISTICS







MINIMUM REQUIRED INPUT VOLTAGE





TYPICAL CHARACTERISTICS





4 Figure 15

TPS75733 LOAD TRANSIENT RESPONSE ∆Vo - Change in Output Voltage - mV $V_0 = 3.3 V$ $C_0 = 100 \mu F$ 200 100 0 = <u>0.75 A</u> di -100 dt μS Output Current - A 80 100 120 140 160 180 200 20 40 60 t – Time – μ s

Figure 16

TPS75733 OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)




Figure 17

SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

TYPICAL CHARACTERISTICS





Figure 18. Test Circuit for Typical Regions of Stability (Figures 19 and 20) (Fixed Output Options)



[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T_J max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T_J) does not exceed the maximum junction temperature (T_J max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P_{D(max)}) consumed by a linear regulator is computed as:

$$P_{D}^{max} = \left(V_{I(avg)} - V_{O(avg)}\right) \times I_{O(avg)} + V_{I(avg)} \times I_{(Q)}$$
(1)

Where:

V_{I(avg)} is the average input voltage.

V_{O(avg)} is the average output voltage.

IO(avg) is the average output current.

 $I_{(Q)}$ is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term $V_{I(avg)}$ x $I_{(Q)}$ can be neglected. The operating junction temperature is computed by adding the ambient temperature (T_A) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case ($R_{\theta JC}$), the case to heatsink ($R_{\theta CS}$), and the heatsink to ambient ($R_{\theta SA}$). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 21 illustrates these thermal resistances for (a) a TO-220 package attached to a heatsink, and (b) a TO-263 package mounted on a JEDEC High-K board.




Figure 21. Thermal Resistances



SLVS306E - NOVEMBER 2000 - REVISED FEBRUARY 2009

THERMAL INFORMATION

Equation 2 summarizes the computation:

$$T_{J} = T_{A} + P_{D} \max x \left(R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \right)$$
 (2)

The $R_{\theta JC}$ is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's datasheet. The $R_{\theta SA}$ is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks, like the one attached to the TO–220 package in Figure 21(a), can have $R_{\theta CS}$ values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The $R_{\theta CS}$ is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a TO–220 package, $R_{\theta CS}$ of 1°C/W is reasonable.

Even if no external *black body radiator* type heatsink is attached to the package, the board on which the regulator is mounted will provide some heatsinking through the pin solder connections. Some packages, like the TO–263 and TI's TSSOP PowerPADTM packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ($R_{\theta JA}$). This $R_{\theta JA}$ is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into equation 3:

$$T_{,l} = T_A + P_D \max x R_{\theta, lA}$$
 (3)

Rearranging equation 3 gives equation 4:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D max} \tag{4}$$

Using equation 3 and the computer model generated curves shown in Figures 22 and 25, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

PowerPAD is a trademark of Texas Instruments.



THERMAL INFORMATION

TO-220 power dissipation

The TO–220 package provides an effective means of managing power dissipation in through-hole applications. The TO–220 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. A heatsink can be used with the TO–220 package to effectively lower the junction-to-ambient thermal resistance.

To illustrate, the TPS75725 in a TO–220 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$
 (5)

Substituting T_Jmax for T_J into equation 4 gives equation 6:

$$R_{\Omega I\Lambda} max = (125 - 55)^{\circ} C/2.4 W = 29^{\circ} C/W$$
 (6)


From Figure 22, $R_{\theta JA}$ vs Heatsink Thermal Resistance, a heatsink with $R_{\theta SA} = 22^{\circ}\text{C/W}$ is required to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 22 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. Since the package pins were soldered to the board, 450 mm² of the board was modeled as a heatsink. Figure 23 shows the side view of the operating environment used in the computer model.

THERMAL RESISTANCE **HEATSINK THERMAL RESISTANCE** 65 **Natural Convection** 55 $R_{\Theta\, JA}$ – Thermal Resistance – $^{\circ}$ C/W Air Flow = 150 LFM 45 Air Flow = 250 LFM Air Flow = 500 LFM 35 25 15 No Heatsink 25 20 15 10 0 R₀SA - Heatsink Thermal Resistance - °C/W

Figure 22

THERMAL INFORMATION

TO-220 power dissipation (continued)



From the data in Figure 22 and rearranging equation 4, the maximum power dissipation for a different heatsink $R_{\theta SA}$ and a specific ambient temperature can be computed (see Figure 24).

POWER DISSIPATION vs HEATSINK THERMAL RESISTANCE




Figure 24

THERMAL INFORMATION

TO-263 power dissipation

The TO–263 package provides an effective means of managing power dissipation in surface mount applications. The TO–263 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the TO–263 package enhances the thermal performance of the package.

To illustrate, the TPS75725 in a TO–263 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$
 (7)

Substituting T_Jmax for T_J into equation 4 gives equation 8:

$$R_{A I \Delta} max = (125 - 55)^{\circ} C/2.4 W = 29^{\circ} C/W$$
 (8)

From Figure 25, $R_{\theta JA}$ vs Copper Heatsink Area, the ground plane needs to be 2 cm² for the part to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 25 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 26 shows the side view of the operating environment used in the computer model.

THERMAL RESISTANCE VS COPPER HEATSINK AREA 40 No Air Flow No Air Flow 250 LFM 250 LFM 250 0 0.01 0.1 1 10 100 Copper Heatsink Area – cm²

Figure 25

THERMAL INFORMATION

TO-263 power dissipation (continued)





Figure 26

From the data in Figure 25 and rearranging equation 4, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 27).

MAXIMUM POWER DISSIPATION VS COPPED HEATSINK AREA



APPLICATION INFORMATION

programming the TPS75701 adjustable LDO regulator

The output voltage of the TPS75701 adjustable regulator is programmed using an external resistor divider as shown in Figure 28. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{9}$$

Where:

V_{ref} = 1.224 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 40 μ A and then calculate R1 using:




Figure 28. TPS75701 Adjustable LDO Regulator Programming

regulator protection

The TPS757xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS757xx also features internal current limiting and thermal protection. During normal operation, the TPS757xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

APPLICATION INFORMATION


input capacitor

For a typical application, a ceramic input bypass capacitor (0.22 μ F – 1 μ F) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device will turn off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

output capacitor

As with most LDO regulators, the TPS757xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47 μF with an ESR (equivalent series resistance) of at least 200 m Ω . As shown in Figure 29, most capacitor and ESR combinations with a product of 47e–6 x 0.2 = 9.4e–6 or larger will be stable, provided the capacitor value is at least 47 μF . Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide a wider range of stability and better load transient response.

This information along with the ESR graphs, Figures 19, 20, and 29, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.





www.ti.com 4-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | Ball material Peak reflow | | Part marking (6) |
|--------------------------|--------|---------------|----------------------------|-----------------------|-----------------|-------------------------------|---------------------------|------------|------------------|
| TPS75701KC | Active | Production | TO-220 (KC) 5 | 50 TUBE | Yes | Call TI Sn | N/A for Pkg Type | -40 to 125 | 75701 |
| TPS75701KTTR | Active | Production | DDPAK/ TO-263 (KTT) 5 | 500 LARGE T&R | Yes | Call TI Sn | Level-2-260C-1 YEAR | -40 to 125 | 75701 |
| TPS75715KC | Active | Production | TO-220 (KC) 5 | 50 TUBE | Yes | Call TI Sn | N/A for Pkg Type | -40 to 125 | 75715 |
| TPS75715KTTR | Active | Production | DDPAK/ TO-263 (KTT) 5 | 500 LARGE T&R | Yes | Call TI Sn | Level-2-260C-1 YEAR | -40 to 125 | 75715 |
| TPS75718KC | Active | Production | TO-220 (KC) 5 | 50 TUBE | Yes | Call TI Sn | N/A for Pkg Type | -40 to 125 | 75718 |
| TPS75718KTTR | Active | Production | DDPAK/ TO-263 (KTT) 5 | 500 LARGE T&R | Yes | Call TI Sn | Level-2-260C-1 YEAR | -40 to 125 | 75718 |
| TPS75725KC | Active | Production | TO-220 (KC) 5 | 50 TUBE | Yes | Call TI Sn | N/A for Pkg Type | -40 to 125 | 75725 |
| TPS75725KTTR | Active | Production | DDPAK/ TO-263 (KTT) 5 | 500 LARGE T&R | Yes | Call TI Sn | Level-2-260C-1 YEAR | -40 to 125 | 75725 |
| TPS75733KC | Active | Production | TO-220 (KC) 5 | 50 TUBE | Yes | Call TI Sn | N/A for Pkg Type | -40 to 125 | 75733 |
| TPS75733KTTR | Active | Production | DDPAK/ TO-263 (KTT) 5 | 500 LARGE T&R | Yes | Call TI Sn | Level-2-260C-1 YEAR | -40 to 125 | 75733 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPS75701KC | KC | TO-220 | 5 | 50 | 546 | 31 | 11930 | 3.17 |
| TPS75701KCG3 | KC | TO-220 | 5 | 50 | 546 | 31 | 11930 | 3.17 |
| TPS75715KC | KC | TO-220 | 5 | 50 | 546 | 31 | 11930 | 3.17 |
| TPS75718KC | KC | TO-220 | 5 | 50 | 546 | 31 | 11930 | 3.17 |
| TPS75725KC | KC | TO-220 | 5 | 50 | 546 | 31 | 11930 | 3.17 |
| TPS75733KC | KC | TO-220 | 5 | 50 | 546 | 31 | 11930 | 3.17 |



TO-220




NOTES:

- All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. Shape may vary per different assembly sites.




TO-220



KTT (R-PSFM-G5)


PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC T0—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

 Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated