











OPA4188

ZHCS959D -JUNE 2012-REVISED SEPTEMBER 2016

OPA4188 0.03μV/°C 漂移、低噪声、轨到轨输出、 **36V**、零漂移运算放大器

1 特性

- 低偏移电压: 25µV(最大值)
- 零漂移: 0.03µV/°C
- 低噪声: 8.8 nV/√Hz
 0.1Hz 至 10Hz 噪声: 0.25µV_{PP}
- 出色的直流精度:
 电源抑制比 (PSRR): 142dB
 共模抑制比 (CMRR): 146dB
 开环路增益: 136dB
- 增益带宽: 2MHz
- 静态电流: 475µA (最大值)
- 宽电源电压: ±2V 至 ±18V
- 轨到轨输出: 输入包括负电源轨
- 己过滤射频干扰 (RFI) 的输入
- 微型尺寸封装

2 应用范围

- 桥式放大器
- 应力计
- 测试设备
- 传感器 应用
- 温度测量
- 电子称
- 医疗仪表
- 电阻式温度检测器
- 精密有源滤波器

3 说明

OPA4188 运算放大器采用 TI 专有的自动归零技术,可在时间和温度范围内提供低偏移电压(25μV,最大值)以及近似为零的漂移。此类微型、高精度、低静态电流放大器提供高输入阻抗以及不超过

15mV 电源轨电压的轨到轨输出摆幅,非常适用于工业集成电机驱动器解决方案。。输入共模范围包括负电源轨。单电源或双电源可在 4V 至 36V(±2V 至 ±18V)范围内使用。


该器件的四路版本采用 14 引脚小外形尺寸集成电路 (SOIC) 封装和 14 引脚薄型小外形尺寸 (TSSOP) 封装。所有器件版本的额定工作温度范围均为 -40℃至+125℃。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
ODA 4400	SOIC (14)	8.65mm x 3.91mm
OPA4188	TSSOP (14)	5.00mm x 4.40mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

零漂移架构提升性能





13 机械、封装和可订购信息.......26

目录	
特性1	8.1 Overview 17
应用范围 1	8.2 Functional Block Diagram 17
说明1	8.3 Feature Description17
修订历史记录	8.4 Device Functional Modes19
Zero-Drift Amplifier Portfolio	9 Applications and Implementation 20
Pin Configuration and Functions	9.1 Application Information
	9.2 Typical Applications
Specifications5	10 Power Supply Recommendations
7.1 Absolute Maximum Ratings 5	11 Layout
7.2 ESD Ratings	11.1 Layout Guidelines
7.3 Recommended Operating Conditions	11.2 Layout Example24
7.4 Thermal Information 5	12 器件和文档支持
7.5 Electrical Characteristics: High-Voltage Operation, V _S	12.1 文档文符
$= \pm 4 \text{ V to } \pm 18 \text{ V (V}_S = 8 \text{ V to } 36 \text{ V})$	***************************************
7.6 Electrical Characteristics: Low-Voltage Operation, V_S = ± 2 V to $< \pm 4$ V ($V_S = +4$ V to $< +8$ V)	12.2 商标
$=\pm 2$ v $10 < \pm 4$ v $(v_S = \pm 4$ v $10 < \pm 6$ v)	12.3 静电放电警告 26

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Detailed Description 17

Cł	nanges from Revision C (April 2015) to Revision D	Page
•	Changed high supply over-temperature input bias current limit in <i>High-Voltage Operation Electrical Characteristics</i> table	6
•	Changed high supply noise units in High-Operating Voltage Electrical Characteristics table	6
•	Changed high supply room-temperature quiescent current limit in <i>High-Voltage Operation Electrical Characteristics</i> table	7
•	Changed high supply over-temperature quiescent current limit in <i>High-Voltage Operation Electrical Characteristics</i> table	7
•	Changed low supply over-temperature input bias current limit in Low-Voltage Operation Electrical Characteristics table	7
•	Changed low supply noise units for input voltage noise density parameter in Low-Voltage Operation Electrical Characteristics table	7
•	Changed low supply room-temperature quiescent current limit in Low-Voltage Operation Electrical Characteristics tal	ble <mark>8</mark>
•	Changed low supply over-temperature quiescent current limit in Low-Voltage Operation Electrical Characteristics tab	le 8
Cł	nanges from Revision A (September 2012) to Revision B	Page
•	Changed maximum specification of second Input Bias Current, I _B parameter row in High-Voltage Operation Electrical Characteristics table	6
•	Changed maximum specification of second Input Bias Current(I _B) parameter in Low-Voltage Electrical Characteristics table	7
•	Changed typical specifications for <i>Input impedance</i> (Common-mode) parameter in <i>Low-Voltage Electrical</i> Characteristics table	7
Cł	nanges from Original (June2012) to Revision A	Page
	已更改 第二个至最后一个 <i>应用</i> 要占	1




5 Zero-Drift Amplifier Portfolio

VERSION	PRODUCT	OFFSET VOLTAGE (μV)	OFFSET VOLTAGE DRIFT (µV/°C)	BANDWIDTH (MHz)
	OPA188 (4 V to 36 V)	25	0.085	2
Oin als	OPA333 (5 V)	10	0.05	0.35
Single	OPA378 (5 V)	50	0.25	0.9
	OPA735 (12 V)	5	0.05	1.6
	OPA2188 (4 V to 36 V)	25	0.085	2
Dural	OPA2333 (5 V)	10	0.05	0.35
Dual	OPA2378 (5 V)	50	0.25	0.9
	OPA2735 (12 V)	5	0.05	1.6
Quad	OPA4188 (4 V to 36 V)	25	0.085	2
Quad	OPA4330 (5 V)	50	0.25	0.35



6 Pin Configuration and Functions

D or PW Packages 14-Pin SOIC or 14-Pin TSSOP Top View



Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	OUT A	0	Output channel A
2	–IN A	I	Inverting input channel A
3	+IN A	I	Noninverting input channel A
4	V+	I	Positive power supply
5	+IN B	I	Noninverting input channel B
6	–IN B	I	Inverting input channel B
7	OUT B	0	Output channel B
8	OUT C	0	Output channel C
9	−IN C	I	Inverting input channel C
10	+IN C	I	Noninverting input channel C
11	V-	I	Negative power supply
12	+IN D	I	Noninverting input channel D
13	–IN D	I	Inverting input channel D
14	OUT D	0	Output channel D



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage		±20	40 (single supply)	V
Signal input terminals (2)	Voltage	(V-) - 0.5	(V+) + 0.5	V
terminals (2)	Current		±10	mA
Output short cir	cuit ⁽³⁾	Continuous		
	Operating, T _A	– 55	150	°C
Temperature	Junction, T _J	_	150	°C
	Storage, T _{stg}	-65	40 (single supply) (V+) + 0.5 ±10 r ontinuous 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
	Flootroototio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Power supply voltage, (V+)-(V–)	4 (±2)	36 (±18)	V
Ambient temperature, T _A	-40	125	°C

7.4 Thermal Information

		OPA	4188	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.5	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.2	54.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5-V beyond the supply rails should be current-limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics: High-Voltage Operation, $V_S = \pm 4 \text{ V to } \pm 18 \text{ V (V}_S = 8 \text{ V to } 36 \text{ V)}$ at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to V_S / 2, and $V_{COM} = V_{OUT} = V_S$ / 2, unless otherwise noted.

	PARAMETEI	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
Vos			T _A = 25°C		6	25	μV
dV _{OS} /dT	Input offset voltage		T _A = -40°C to 125°C		0.03	0.085	μV/°C
			V _S = 4 V to 36 V, V _{CM} = V _S / 2		0.075	0.3	μV/V
PSRR	Power-supply reject	tion ratio	$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2,$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			0.3	μV/V
	Long-term stability				4 ⁽¹⁾		μV
	Channel separation	, DC			1		μV/V
INPUT BIA	S CURRENT						
	land bing compat		$V_{CM} = V_S / 2$		±160	±1400	pА
I _B	Input bias current		$T_A = -40$ °C to 125°C			±18	nA
	l				±320	±2800	pА
Ios	Input offset current		T _A = -40°C to 125°C			±6	nA
NOISE							
e _n	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		μV_{PP}
e _n	Input voltage noise	age noise density f = 1 kHz 8.8			nV/√ Hz		
in	Input current noise	density	f = 1 kHz	7		fA/√ Hz	
INPUT VOI	LTAGE RANGE						
V _{CM}	Common-mode voltage range		T _A = -40°C to 125°C	V-		(V+) - 1.5	V
* CIVI	Common-mode rejection ratio		(V-) < V _{CM} < (V+) - 1.5 V	120	134		dB
CMRR			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 18 V$	130	146		dB
			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 18 V, T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	120	126		dB
INPUT IMP	PEDANCE						
		Differential			100 6		$M\Omega \parallel pF$
	Input impedance	Common-mode			6 9.5		$10^{12}\Omega $ pF
OPEN-LOC	OP GAIN						
٨	Open loop voltage	zoin	$(V-)$ + 500 mV < V_O < $(V+)$ – 500 mV, R_L = 10 $k\Omega$	130	136		dB
A _{OL}	Open-loop voltage gain		$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C}$ to 125°C	118	126		dB
FREQUEN	CY RESPONSE						
GBW	Gain-bandwidth pro	duct		2		MHz	
SR	Slew rate		G = 1		0.8		V/μs
	Sottling time	0.1%	V _S = ±18 V, G = 1, 10-V step		20		μS
t _s	Settling time	0.01%	V _S = ±18 V, G = 1, 10-V step		27		μS
	Overload recovery t	time	$V_{IN} \times G = V_{S}$		1		μS
THD+N	Total harmonic disto	ortion + noise	1 kHz, G = 1, V _{OUT} = 1 V _{RMS}		0.0001%		

^{(1) 1000-}hour life test at +125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



Electrical Characteristics: High-Voltage Operation, $V_S = \pm 4$ V to ± 18 V ($V_S = 8$ V to 36 V) (continued)

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

	PARAMET	TER	TEST CONDITIONS	MIN TYP	MAX	UNIT
OUTPUT						
			No load	6	15	mV
	Voltage output sv	perating voltage range uiescent current (per amplifier) E RANGE emperature unge Specified Operating	$R_L = 10 \text{ k}\Omega$	220	250	mV
			$R_L = 10 \text{ k}\Omega$, $T_A = -40^{\circ}\text{C}$ to 125°C	310	350	mV
I _{SC}	Short circuit curre	ent		±18		mA
R _O	Open-loop output	t resistance	f = 1 MHz, I _O = 0	120		Ω
C _{LOAD}	Capacitive load drive			1		nF
POWER S	SUPPLY					
Vs	Operating voltage	e range		4 to 36 (±2 to ±18)		V
	0	* (= = = = = !:E = =)	$V_S = \pm 4 \text{ V to } V_S = \pm 18 \text{ V}$	415	500	μΑ
IQ	Quiescent curren	t (per amplifier)	$I_{O} = 0$ mA, $T_{A} = -40$ °C to 125°C		570	μΑ
TEMPER	ATURE RANGE					
		Specified		-40	125	°C
	Temperature	Operating		-55	150	°C
	Open-loop output Capacitive load d SUPPLY Operating voltage Quiescent curren	Storage		-65	150	°C

7.6 Electrical Characteristics: Low-Voltage Operation, $V_S = \pm 2 \text{ V}$ to $< \pm 4 \text{ V}$ ($V_S = +4 \text{ V}$ to < +8 V)

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

	PARAMETER	}	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
Vos	Input offset voltage		T _A = 25°C		6	25	μV
dV _{OS} /dT	input onset voltage		$T_A = -40$ °C to 125°C		0.03	0.085	μV/°C
			$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2$		0.075	0.3	μV/V
PSRR	Power-supply reject	tion ratio	$V_S = 4 \text{ V to } 36 \text{ V}, V_{CM} = V_S / 2,$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			0.3	μV/V
	Long-term stability				4 ⁽¹⁾		μV
	Channel separation	, DC			1		μV/V
INPUT BIA	S CURRENT						
	land bing amount		$V_{CM} = V_S / 2$		±160	±1400	pA
I _B Input bias current			$T_A = -40$ °C to 125°C			±18	nA
	Input offset current				±320	±2800	pA
Ios			$T_A = -40$ °C to 125°C			±6	nA
NOISE			•				
e _n	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		μV_{PP}
e _n	Input voltage noise	density	f = 1 kHz		8.8		nV/√ Hz
i _n	Input current noise	density	f = 1 kHz		7		fA/√ Hz
INPUT VO	LTAGE RANGE						
V _{CM}	Common-mode volt	age range		V-		(V+) - 1.5	V
			(V-) < V _{CM} < (V+) - 1.5 V	106	114		dB
CMRR	Common-mode reje	ection ratio	$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 2 V$	114	120		dB
			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 2 V, T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	108	120		dB
INPUT IMP	PEDANCE						
		Differential			100 6		MΩ pF
	Input impedance	Common-mode			6 9.5		10 ¹² Ω pF

^{(1) 1000-}hour life test at +125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



Electrical Characteristics: Low-Voltage Operation, $V_S = \pm 2$ V to $< \pm 4$ V ($V_S = +4$ V to $< \pm 8$ V) (continued)

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN-LO	OP GAIN						
٨			$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega$	120	130		dB
A _{OL} Open-loop voltage gain			$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV},$ $R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			
FREQUEN	ICY RESPONSE						
GBW	Gain-bandwidth prod	duct			2		MHz
SR	Slew rate		G = 1		0.8		V/μs
	Overload recovery ti	ime	$V_{IN} \times G = V_{S}$		1		μS
THD+N	Total harmonic disto	ortion + noise	1 kHz, G = 1, V _{OUT} = 1 V _{RMS}		0.0001%		
OUTPUT							
	Voltage output swing from rail		No load		6	15	mV
			$R_L = 10 \text{ k}\Omega$		220	250	mV
			$R_L = 10 \text{ k}\Omega$, $T_A = -40^{\circ}\text{C}$ to 125°C		310	350	mV
I _{SC}	Short circuit current				±18		mA
R_{O}	Open-loop output re	sistance	f = 1 MHz, I _O = 0		120		Ω
C_{LOAD}	Capacitive load drive	е			1		nF
POWER S	UPPLY						
Vs	Operating voltage ra	inge		4 to 36 (±	2 to ±18)		V
_	Quiescent current (n	or amplifior	$V_S = \pm 2 \text{ V to } V_S = \pm 4 \text{ V}$		385	465	μΑ
I _Q Quiescent current (per amplifier)		er ampilier)	$I_{O} = 0$ mA, $T_{A} = -40^{\circ}$ C to 125°C			540	μΑ
TEMPERA	TURE RANGE		•				
		Specified		-40		125	°C
	Temperature range	Operating		-40		125	°C
		Storage		-65		150	°C




7.7 Typical Characteristics


Table 1. Characteristic Performance Measurements

DESCRIPTION	FIGURE			
Offset Voltage Production Distribution	Figure 1			
Offset Voltage Drift Distribution	Figure 2			
Offset Voltage vs Temperature	Figure 3			
Offset Voltage vs Common-Mode Voltage	Figure 4, Figure 5			
Offset Voltage vs Power Supply	Figure 6			
I _B and I _{OS} vs Common-Mode Voltage	Figure 7			
Input Bias Current vs Temperature	Figure 8			
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9			
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 10			
CMRR vs Temperature	Figure 11, Figure 12			
PSRR vs Temperature	Figure 13			
0.1-Hz to 10-Hz Noise	Figure 14			
Input Voltage Noise Spectral Density vs Frequency	Figure 15			
THD+N Ratio vs Frequency	Figure 16			
THD+N vs Output Amplitude	Figure 17			
Quiescent Current vs Supply Voltage	Figure 18			
Quiescent Current vs Temperature	Figure 19			
Open-Loop Gain and Phase vs Frequency	Figure 20			
Closed-Loop Gain vs Frequency	Figure 21			
Open-Loop Gain vs Temperature	Figure 22			
Open-Loop Output Impedance vs Frequency	Figure 23			
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 24, Figure 25			
No Phase Reversal	Figure 26			
Positive Overload Recovery	Figure 27			
Negative Overload Recovery	Figure 28			
Small-Signal Step Response (100 mV)	Figure 29, Figure 30			
Large-Signal Step Response	Figure 31, Figure 32			
Large-Signal Settling Time (10-V Positive Step)	Figure 33			
Large-Signal Settling Time (10-V Negative Step)	Figure 34			
Short Circuit Current vs Temperature	Figure 35			
Maximum Output Voltage vs Frequency	Figure 36			
Channel Separation vs Frequency	Figure 37			
EMIRR IN+ vs Frequency	Figure 38			
























 $V_S = \pm 18 \text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100 \text{ pF}$, unless otherwise noted.














8 Detailed Description

8.1 Overview

The OPA4188 operational amplifier combines precision offset and drift with excellent overall performance, making the device ideal for many precision applications. The precision offset drift of only $0.085~\mu V$ per degree Celsius provides stability over the entire temperature range. In addition, the device offers excellent overall performance with high CMRR, PSRR, and AOL. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μF capacitors are adequate. The OPA4188 device is developed using Tl's proprietary auto-zero architecture shown in *Functional Block Diagram*. The internal synchronous notch filter removes switching noise from the CHOP1 and CHOP2 stages, resulting in a low noise density of 8.8 nV/Hz, low input offset voltage maximum of only 25 μV . Input offset drift maximum of only $0.085~\mu V$ /°C allows for calibration free system design.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Phase-Reversal Protection

The OPA4188 device has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA4188 input prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 39.





Figure 39. No Phase Reversal



Feature Description (continued)

8.3.2 Capacitive Load and Stability

The OPA4188 dynamic characteristics have been optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the amplifier phase margin and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. Figure 40 and Figure 41 illustrate graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . For details of analysis techniques and application circuits, see *Feedback Plots Define Op Amp AC Performance*, available for download from www.ti.com.



8.3.3 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings*. Figure 42 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 42. Input Current Protection

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.



Feature Description (continued)

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external Zener diodes may be added to the supply pins. The Zener voltage must be selected such that the diode does not turn on during normal operation. However, its Zener voltage should be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

8.3.4 EMI Rejection

The OPA4188 device uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA4188 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 43 shows the results of this testing on the OPA4188 device. Detailed information can also be found in *EMI Rejection Ratio of Operational Amplifiers* available for download from www.ti.com.




Figure 43. EMIRR Testing

8.4 Device Functional Modes

The OPA4188 device has a single functional mode that is operational when the power-supply voltage is greater than 4 V (±2 V). The maximum power supply voltage for the OPA4188 is 36 V (±18 V).



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The OPA4188 operational amplifier combines precision offset and drift with excellent overall performance, making it ideal for many precision applications. The precision offset drift of only 0.085 μ V per degree Celsius provides stability over the entire temperature range. In addition, the device offers excellent overall performance with high CMRR, PSRR, and A_{OL}. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

The application examples of Figure 46 and Figure 47 highlight only a few of the circuits where the OPA4188 device can be used.

9.1.1 Operating Characteristics

The OPA4188 device is specified for operation from 4 V to 36 V (±2 V to ±18 V). Many of the specifications apply from -40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

9.2 Typical Applications

9.2.1 Second Order Low Pass Filter

Low pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The OPA4188 device is ideally suited to construct a high precision active filter. Figure 44 illustrates a second order low pass filter commonly encountered in signal processing applications.




Figure 44. 25-kHz Low Pass Filter

9.2.1.1 Design Requirements

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second order Chebyshev filter response with 3-dB gain peaking in the passband

9.2.1.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 44. Use Equation 1 to calculate the voltage transfer function.

$$\frac{Output}{Input}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + \left(s/C_2\right)\left(1/R_1 + 1/R_3 + 1/R_4\right) + 1/R_3R_4C_2C_5} \tag{1}$$



Typical Applications (continued)

This circuit produces a signal inversion. For this circuit, use Equation 2 to calculate the gain at DC and the low-pass cutoff frequency.

Gain =
$$\frac{R_4}{R_1}$$

 $f_C = \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)}$ (2)

Software tools are readily available to simplify filter design. WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners. Available as a web based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multi-stage active filter solutions within minutes.

9.2.1.3 Application Curve




Figure 45. Gain (dB) vs Frequency (Hz)

9.2.2 Discrete INA + Attenuation for ADC With a 3.3-V Supply

Figure 46 illustrates a circuit with high input impedance that can accommodate ± 2 V differential input signals. The output, V_{OUT} , is scaled into the full scale input range of a 3.3 V analog to digital converter. Input common mode voltages as high as ± 10 V can be present with no signal clipping. Input stage gain is determined by resistors R_5 , R_G and R_7 according to Equation 3 .

$$Gain = 0.2x \frac{\left(R_5 + R_7\right)}{R_G}$$
(3)



Typical Applications (continued)





Figure 46. Discrete INA + Attenuation for ADC With a 3.3-V Supply Circuit

9.2.3 RTD Amplifier With Linearization

The OPA4188 device with ultra-low input offset voltage and ultra-low input offset voltage drift is ideally suited for RTD signal conditioning. Figure 47 illustrates a Pt100 RTD with excitation provided by a voltage reference and resistor R_1 . Linearization is provided by R_5 . Gain is determined by R_2 , R_3 and R_4 . The circuit is configured such that the output, V_{OUT} , ranges from 0 V to 5 V over the temperature range from 0°C to 200°C. The OPA4188 requires split power supplies (±5.35 V to ±15 V) for proper operation in this configuration.



(1) R₅ provides positive-varying excitation to linearize output.

Figure 47. RTD Amplifier With Linearization Circuit



10 Power Supply Recommendations

The OPA4188 device is specified for operation from 4 V to 36 V (±2 V to ±18 V); many specifications apply from -40°C to 125°C and -55°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*. Low-loss, 0.1-µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

11 Layout


11.1 Layout Guidelines


For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational
 amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power
 sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
 - The OPA6x7 is capable of high-output current (in excess of 45 mA). Applications with low impedance loads or capacitive loads with fast transient signals demand large currents from the power supplies. Larger bypass capacitors such as 1-μF solid tantalum capacitors may improve dynamic performance in these applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current. For more detailed information, see
 Circuit Board Layout Techniques.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 48, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- The case (TO-99 metal package only) is internally connected to the negative power supply, as with most common operational amplifiers.
- Pin 8 of the plastic PDIP, SOIC, and TO-99 packages has no internal connection.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



11.2 Layout Example





Ground (GND) plane on another layer

Figure 48. OPA4188 Layout Example



12 器件和文档支持

12.1 文档支持

12.1.1 器件支持

12.1.1.1 开发支持

12.1.1.1.1 TINA-TI™(免费软件下载)

TINA™是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流 (DC)、瞬态和频域分析以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心) 免费下载,它提供全面的后续处理能力,使得用户能够以多种方式形成结果。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一个动态的快速入门工具。

注

这些文件需要安装 TINA 软件(由 DesignSoft™提供)或者 TINA-TI 软件。请从 TINA-TI 文件夹 中下载免费的 TINA-TI 软件。

12.1.1.1.2 TI 高精度设计

OPAx188 器件(或类似运算放大器)采用多种 TI 高精度设计。如需获取相关内容,请访问 http://www.ti.com/ww/en/analog/precision-designs/。TI 高精度设计是由 TI 公司高精度模拟 应用 专家创建的模拟 解决方案,提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。

12.1.1.1.3 WEBENCH® Filter Designer

WEBENCH® 滤波器设计器是一款简单、功能强大且便于使用的有源滤波器设计程序。WEBENCH® Filter Designer 允许用户通过选择 TI 运算放大器以及 TI 供应商合作伙伴的无源组件来构建优化滤波器设计方案。

WEBENCH® 设计中心以基于网络的工具形式提供 WEBENCH® Filter Designer。用户通过该工具可在短时间内完成多级有源滤波器解决方案的设计、优化和仿真。

12.1.2 相关文档

相关文档如下:

- 《电路板布局布线技巧》(文献编号: SLOA089)。
- 《适用于所有人的运算放大器》(文献编号: SLOD006)。
- 《运算放大器增益稳定性的第 3 部分:交流增益误差分析》(文献编号: SLYT383)。
- 《运算放大器增益稳定性的第2部分:直流增益误差分析》(文献编号: SLYT374)。
- 《在全差分有源滤波器中使用无限增益、MFB 滤波器拓扑》(文献编号: SLYT343)。
- 《运算放大器性能分析》(文献编号: SBOA054)。
- 《运算放大器的单电源运行》(文献编号: SBOA059)。
- 《调整放大器》(文献编号: SBOA067)。
- 《无铅组件涂层的保存期评估》(文献编号: SZZA046)。

12.2 商标

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.



12.3 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

14-May-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(5)	(4)	(5)		(0)
OPA4188AID	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AID.Z	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIDG4.Z	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIDR.Z	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIPW.Z	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIPWG4.Z	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188
OPA4188AIPWR.Z	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 14-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4188AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4188AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4188AIDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA4188AIPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA4188AID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4188AID.Z	D	SOIC	14	50	506.6	8	3940	4.32
OPA4188AIDG4.Z	D	SOIC	14	50	506.6	8	3940	4.32
OPA4188AIPW	PW	TSSOP	14	90	508	8.5	3250	2.8
OPA4188AIPW.Z	PW	TSSOP	14	90	508	8.5	3250	2.8
OPA4188AIPWG4.Z	PW	TSSOP	14	90	508	8.5	3250	2.8



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司