













Instruments

TPS62410

SLVS737A - FEBRUARY 2007-REVISED JULY 2015

TPS62410 2.25-MHz 2 x 800-mA Dual Step-Down Converter in Small 3 x 3 mm VSON **Package**

Features

- High Efficiency up to 95%
- V_{IN} Range from 2.5 V to 6 V
- 2.25-MHz Fixed Frequency Operation
- Output Current 2 x 800 mA
- Adjustable Output Voltage from 0.6 V to V_{IN}
- Optional EasyScale™ One-Pin Serial Interface for Dynamic Output Voltage Adjustment
- Power-Save Mode at Light Load Currents
- 180° Out of Phase Operation
- Output Voltage Accuracy in PWM Mode ±1%
- Typical 32-µA Quiescent Current for Both Converters
- 100% Duty Cycle for Lowest Dropout
- Available in a 10-Pin VSON (3 mm × 3 mm)

Applications

- Cell Phones, Smartphones
- PDAs, Pocket PCs
- OMAP™ and Low-Power DSP Supply
- Portable Media Players
- **Digital Radios**
- **Digital Cameras**

3 Description

The TPS62410 device is a synchronous dual stepdown DC-DC converter. It provides two independent output voltage rails powered by 1-cell Li-lon or 3-cell NiMH/NiCD batteries. The device is also suitable to operate from a standard 3.3 V or 5 V voltage rail.

With an input voltage range of 2.5 V to 6 V, the TPS62410 is ideal for battery powered portable applications like smart phones, PDAs, and other portable equipment.

With the EasyScale™ serial interface, the output voltages can be modified during operation. It therefore supports dynamic voltage scaling for lowpower DSP and processors.

The TPS62410 operates at 2.25-MHz fixed switching frequency and enter the power-save mode operation at light load currents to maintain high efficiency over the entire load current range. For low-noise applications the devices can be forced into fixed frequency PWM mode by pulling the MODE/DATA pin High. In the shutdown mode, the current consumption is reduced to 1.2 µA. The device allows the use of small inductors and capacitors to achieve a small solution size.


The TPS62410 operates over a free-air temperature range of -40°C to 85°C. It is available in a 10-pin leadless package (3 x 3 mm VSON)

Device Information⁽¹⁾

		-
PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62410	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



Efficiency vs Output Current






Table of Contents

Features 1	7.4 Device Functional Modes 1
Applications 1	7.5 Programming 1
Description	7.6 Register Maps 1
•	8 Application and Implementation 19
•	8.1 Application Information 19
_	8.2 Typical Application 20
-	9 Power Supply Recommendations 20
<u> </u>	10 Layout
	10.1 Layout Guidelines20
	10.2 Layout Example2
	11 Device and Documentation Support 28
	11.1 Device Support20
	11.2 Community Resources2
	11.3 Trademarks20
	11.4 Electrostatic Discharge Caution2
	11.5 Glossary20
-	12 Mechanical, Packaging, and Orderable
7.3 Feature Description	Information
	Features 1 Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings 4 6.3 Recommended Operating Conditions 4 6.4 Thermal Information 4 6.5 Electrical Characteristics 5 6.6 Dissipation Ratings 6 6.7 Typical Characteristics 7 Detailed Description 8 7.1 Overview 8 7.2 Functional Block Diagram 9 7.3 Feature Description 9

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (February 2007) to Revision A


Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions





Pin Functions

PIN	l	.,_	
NAME	NO.	1/0	DESCRIPTION
ADJ2	1	ı	Input to adjust output voltage of converter 2. In adjustable version (TPS62410) connect an external resistor divider between VOUT2, this pin and GND to set output voltage between 0.6 V and V _{IN} . If EasyScale™ interface is used for converter 2, this pin must be directly connected to the output.
			This Pin has 2 functions:
MODE/DATA	2		 Operation mode selection: With low level, power-save mode is enabled where the device operates in PFM mode at light loads and enters automatically PWM mode at heavy loads. Pulling this PIN to High forces the device to operate in PWM mode over the whole load range.
	_		 EasyScale™ interface function: One wire serial interface to change the output voltage of both converters. The pin has an open-drain output to provide an acknowledge condition if requested. The current into the open-drain output stage may not exceed 500 µA. The interface is active if either EN1 or EN2 is High.
VIN	3	I	Supply voltage, connect to VBAT, 2.5 V to 6 V
FB1	4	ı	Direct feedback voltage sense input of converter 1, connect directly to V _{OUT1} . An internal feed forward capacitor is connected between this pin and the error amplifier. In case of fixed output voltage versions or when the Interface is used, this pin is connected to an internal resistor divider network.
DEF_1	5	I/O	This pin defines the output voltage of converter 1. The pin acts in TPS62410 as an analog input for output voltage setting through external resistors. In fixed default output voltage versions this pin is a digital input to select between two fixed default output voltages.
			In TPS62410 an external resistor network needs to be connected to this pin to adjust the default output voltage.
SW1	6	_	Switch pin of converter1. Connected to inductor 1
EN1	7	I	Enable input for converter1, active high
GND	8	1	GND for both converters, this pin should be connected with the PowerPAD
EN2	9	I/O	Enable input for converter 2, active high
SW2	10		Switch pin of converter 2. Connected to inductor 2
PowerPAD™	_	_	Connect to GND



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Input voltage on V _{IN} ⁽²⁾	-0.3	7	V
	Voltage on EN, MODE/DATA, DEF_1	-0.3	V _{IN} +0.3, ≤7	V
	Maximum current into MODE/DATA		500	μA
	Voltage on SW1, SW2	-0.3	7	V
	Voltage on ADJ2, FB1	-0.3	V _{IN} +0.3, ≤7	V
$T_{J(max)}$	Maximum junction temperature		150	ů
T_A	Operating ambient temperature	-40	85	ů
T _{stg}	Storage temperature	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Supply voltage	2.5	6	V
	Output voltage range for adjustable voltage	0.6	V_{IN}	V
T_A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

6.4 Thermal Information

		TPS62410	
	THERMAL METRIC ⁽¹⁾	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 V_{IN} = 3.6 V, V_{OUT} = 1.8 V, EN = V_{IN} , MODE = GND, L = 2.2 μ H, C_{OUT} = 20 μ F, T_A = -40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
V _{IN}	Input voltage		2.5		6	V
	, ,	One converter, I _{OUT} = 0 mA. PFM mode enabled (Mode = 0) device not switching, EN1 = 1 or EN2 = 1		19	29	μA
I _Q	Operating quiescent current	Two converter, I _{OUT} = 0mA. PFM mode enabled (Mode = 0) device not switching, EN1 = 1 and EN2 = 1		32	48	μΑ
		I _{OUT} = 0 mA, MODE/DATA = GND, for one converter, V _{OUT} 1.575 V ⁽¹⁾		23		μΑ
		I_{OUT} = 0 mA, MODE/DATA = V_{IN} , for one converter, V_{OUT} 1.575 V_{IN}		3.6		mA
		EN1, EN2 = GND, V _{IN} = 3.6 V ⁽²⁾		1.2	3	
I _{SD}	Shutdown current	EN1, EN2 = GND, V_{IN} ramped from 0 V to 3.6 $V^{(3)}$		0.1	1	μΑ
		Falling		1.5	2.35	.,
V_{UVLO}	Undervoltage lockout threshold	Rising			2.4	V
ENABLE	EN1, EN2					
V _{IH}	High-level input voltage, EN1, EN2		1.2		V_{IN}	V
V _{IL}	Low-level input voltage, EN1, EN2		0		0.4	V
I _{IN}	Input bias current, EN1, EN2	EN1, EN2 = GND or V _{IN}		0.05	1	μA
DEF_1 IN	IPUT				"	-
I _{IN}	Input biasd current DEF_1	DEF_1 = GND or V _{IN}		0.01	1	μΑ
MODE/D/	ATA					-
V _{IH}	High-level input voltage, MODE/DATA		1.2		V_{IN}	V
V _{IL}	Low-level input voltage, MODE/DATA		0		0.4	V
I _{IN}	Input bias current, MODE/DATA	MODE/DATA = GND or V _{IN}		0.01	1	μA
V _{OH}	Acknowledge output voltage high	Open-drain, through external pullup resistor			V_{IN}	V
V _{OL}	Acknowledge output voltage low	Open-drain, sink current 500 µA	0		0.4	V
INTERFA	CE TIMING					
t _{Start}	Start time		2			μs
t _{H_LB}	High time low bit, logic 0 detection	Signal level on MODE/DATA pin is > 1.2 V	2		200	μs
t _{L_LB}	Low time low bit, logic 0 detection	Signal level on MODE/DATA pin < 0.4 V	2 x t _{H_LB}		400	μs
t _{L_HB}	Low time high bit, logic 1 detection	Signal level on MODE/DATA pin < 0.4 V	2		200	μs
t _{H_LB}	High time high bit, logic 1 detection	Signal level on MODE/DATA pin is > 1.2 V	2 x t _{L_HS}		400	μs
T _{EOS}	End of Stream	T _{EOS}	2			μs
t _{ACKN}	Duration of acknowledge condition (MODE/DATE line pulled low by the device)	V _{IN} 2.5 V to 6 V	400		520	μs

⁽¹⁾ Device is switching with no load on the output, $L = 3.3 \,\mu\text{H}$, value includes losses of the coil

⁽²⁾ These values are valid after the device has been already enabled one time (EN1 or EN2 = High) and supply voltage V_{IN} has not powered down.

⁽³⁾ After the first enable, these values are valid when the device is disabled (EN1 and EN2 = Low) and supply voltage V_{IN} is powered up. The values remain valid until the device has been enabled first time (EN1 or EN2 = High).



Electrical Characteristics (continued)

 V_{IN} = 3.6 V, V_{OUT} = 1.8 V, EN = V_{IN} , MODE = GND, L = 2.2 μ H, C_{OUT} = 20 μ F, T_A = -40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{valACK}	Acknowledge valid time				2	μs
t _{timeout}	Time-out for entering power-s mode	ave MODE/DATA Pin changes from high to low			520	μs
POWER SV	WITCH					
R _{DS(ON)}	P-channel MOSFET on- resistance, converter 1, 2	V _{IN} = V _{GS} = 3.6 V		280	620	mΩ
I _{LK_PMOS}	P-channel leakage current	$V_{DS} = 6.0 \text{ V}$			1	μΑ
R _{DS(ON)}	N-channel MOSFET on- resistance converter 1, 2	$V_{IN} = V_{GS} = 3.6 \text{ V}$		200	450	mΩ
I _{LK_SW1/SW}	Leakage current into SW1/SV pin	/2 Includes N-Chanel leakage current, V _{IN} = open, V _{SW} = 6.0 V, EN = GND ⁽⁴⁾		6	7.5	μΑ
I _{LIMF}	Forward current limit PMOS and NMOS OUT 1/2 in mA	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 6.0 \text{ V}$	1	1.2	1.38	Α
T _{SD}	Thermal shutdown	Increasing junction temperature		150		°C
	Thermal shutdown hysteresis	Decreasing junction temperature		20		°C
OSCILLAT	OR					
f_{SW}	Oscillator frequency	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 6.0 \text{ V}$	2	2.25	2.5	MHz
OUTPUT						
V _{OUT}	Adjustable output voltage ran	ge	0.6		V_{IN}	V
V_{ref}	Reference voltage			600		mV
V _{OUT (PFM)}		Voltage positioning active, MODE/DATA = GND, device operating in PFM mode, V_{IN} = 2.5 V to 5.0 V $^{(6)}$ $^{(7)}$	-1.5%	1.01 x V _{OUT}	2.5%	
	DC output voltage accuracy F mode, adjustable and fixed output voltage (5)	FM MODE/DATA = GND; device operating in PWM mode $V_{IN} = 2.5 \text{ V to } 6.0 \text{ V}^{(7)}$	-1%	0%	1%	
V _{ref} F V _{OUT (PFM)} E n C V _{OUT}	output voitage	V_{IN} = 2.5 V to 6.0 V, MODE/DATA = V_{IN} , Fixed PWM operation, 0 mA < I_{OUT} < I_{OUTMAX} (8)	-1%	0%	1%	
	DC output voltage load regula				0.5	%/A
t _{Start up}	Start-up time	Activation time to start switching ⁽⁹⁾		170		μs
t _{Ramp}	V _{OUT} Ramp-up time	Time to ramp from 5% to 95% of V _{OUT}		750		μs


- (4) At pins SW1 and SW2 an internal resistor of 1 $M\Omega$ is connected to GND
- (5) Output voltage specification does not include tolerance of external voltage programming resistors
- (6) Configuration L typical 2.2 μH, C_{OUT} typical 20 μF, see parameter measurement information, the output voltage ripple depends on the effective capacitance of the output capacitor, larger output capacitors lead to tighter output voltage tolerance
- (7) In power-save mode, PWM operation is typically entered at I_{PSM} = $V_{IN}/32~\Omega$.
- (8) For $V_{OUT} > 2.2V$, $V_{IN} \min = V_{OUT} + 0.3 V$
- (9) This time is valid if one converter turns from shutdown mode (EN2 = 0) to active mode (EN2 =1) and the other converter is already enabled (that is, EN1 = 1). In case both converters are turned from shutdown mode (EN1 and EN2 = Low) to active mode (EN1 and/or EN2 = 1) a value of typical 80 μs for ramp up of internal circuits needs to be added. After t_{Start} the converter starts switching and ramps V_{OUT}.

6.6 Dissipation Ratings

PACKAGE	POWER RATING FOR T _A ≤25°C	DERATING FACTOR ABOVE T _A = 25°C
DRC	2050 mW	21 mW/°C



6.7 Typical Characteristics



Copyright © 2007–2015, Texas Instruments Incorporated



7 Detailed Description

7.1 Overview

7.1.1 Operation

The TPS62410 includes two synchronous step-down converters. The converters operate with typically 2.25-MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. If power-save mode is enabled, the converters automatically enter power-save mode at light load currents and operate in pulse frequency modulation (PFM). During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch.

Each converter integrates two current limits, one in the P-channel MOSFET and another one in the N-channel MOSFET. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on. If the current in the N-channel MOSFET is above the N-MOS current limit threshold, the N-channel MOSFET remains on until the current drops below its current limit. The two DC/DC converters operate synchronized to each other. A 180° phase shift between converter 1 and converter 2 decreases the input RMS current.

7.1.1.1 Converter 1

In the adjustable output voltage version TPS62410 the converter 1 output voltage can be set through an external resistor network on pin DEF_1, which operates as an analog input. In this case, the output voltage can be set in the range of 0.6 V to V_{IN} . The FB1 pin must be directly connected to the converter 1 output voltage V_{OUT1} . It feeds back the output voltage directly to the regulation loop.

The output voltage of converter 1 can also be changed by the EasyScale™ serial interface. This makes the device very flexible for output voltage adjustment. In this case, the device uses an internal resistor network.

7.1.1.2 Converter 2

In the adjustable output voltage version TPS62410, the converter 2 output voltage is set by an external resistor divider connected to ADJ2 pin and uses an external feed forward capacitor of 33 pF.


It is also possible to change the output voltage of converter 2 through the EasyScaleTM interface. In this case, the ADJ2 pin must be directly connected to converter 2 output voltage V_{OUT2} . At TPS62410 no external resistor network may be connected.

Product Folder Links: TPS62410

Copyright © 2007-2015, Texas Instruments Incorporated



7.2 Functional Block Diagram



- A. In fixed output voltage version, the pin DEF_1 is connected to an internal digital input and disconnected from the error amplifier
- B. To set the output voltage of converter 2 through EasyScale™ interface, ADJ2 pin must be directly connected to V_{OUT2}

7.3 Feature Description

7.3.1 Dynamic Voltage Positioning

This feature reduces the voltage undershoots and overshoots at load steps from light to heavy load and vice versa. It is activated in power-save mode operation. It provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off. This improves load transient behavior.

At light loads, in which the converter operate in PFM mode, the output voltage is regulated typically 1% higher than the nominal value. In case of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to -2% below the nominal value and enters PWM mode. During a load throw-off from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.

Feature Description (continued)




Figure 6. Dynamic Voltage Positioning

7.3.2 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the converters. The undervoltage lockout threshold is typically 1.5 V, maximum is 2.35 V. In case the default register values are overwritten by the Interface, the new values in the registers REG_DEF_1_Low and REG_DEF_2 remain valid as long the supply voltage does not fall under the undervoltage lockout threshold, independent of whether the converters are disabled.

7.3.3 Mode Selection

The MODE/DATA pin allows mode selection between forced PWM mode and power-save mode for both converters. Furthermore, this pin is a multi-purpose pin and provides (besides mode selection) a one-pin interface to receive serial data from a host to set the output voltage. This is described in the section EasyScale™ interface.

Connecting this pin to GND enables the automatic PWM and power-save mode operation. The converters operate in fixed-frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, maintaining high efficiency over a wide load current range.

Pulling the MODE/DATA pin high forces both converters to operate constantly in the PWM mode even at light load currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads. For additional flexibility it is possible to switch from power-save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

In case the operation mode will be changed from forced PWM mode (MODE/DATA = High) to power-save mode enable (MODE/DATA = 0) the power-save mode will be enabled after a delay time of typically $t_{timeout}$, which is a maximum of 520 μ s.

The forced PWM mode operation is enabled immediately with pin MODE/DATA set to 1.

7.3.4 Enable

The device has for each converter a separate EN pin to start up each converter independently. If EN1 and EN2 are set to high, the corresponding converter starts up with soft-start.

Pulling EN1 and EN2 pin low forces the device into shutdown, with a shutdown quiescent current of typically 1.2 μ A. In this mode, the P- and N-channel MOSFETs are turned off and the entire internal control circuitry is switched off. For proper operation, the EN1 and EN2 pins must be terminated and must not be left floating.



Feature Description (continued)

7.3.5 DEF 1 Pin Function

The DEF_1 pin is dedicated to converter 1 and works as an analog input for adjustable output voltage setting. Connecting an external resistor network to this pin adjusts the default output voltage to any value starting from 0.6 V to V_{IN} .

7.3.6 180° Out of Phase Operation

In PWM mode the converters operate with a 180° turnon phase shift of the PMOS (high-side) transistors. It prevents the high-side switches of both converters to be turned on simultaneously, and therefore smooths the input current. This feature reduces the surge current drawn from the supply.

7.3.7 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds typically 150°C the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again.

7.4 Device Functional Modes

7.4.1 Soft Start

The two converters have an internal soft-start circuit that limits the inrush current during start-up. During soft-start, the output voltage ramp up is controlled as shown in Figure 7.




Figure 7. Soft-Start

7.4.2 100% Duty Cycle Low Dropout Operation

The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range; that is, the minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$Vin_{min} = Vout_{max} + Iout_{max} \times (RDSon_{max} + R_L)$$

where

- lout_{max} = maximum output current plus inductor ripple current
- RDSon_{max} = maximum P-channel switch RDSon
- R_L = DC resistance of the inductor
- Vout_{max} = nominal output voltage plus maximum output voltage tolerance

With decreasing load current, the device automatically switches into pulse-skipping operation in which the power stage operates intermittently based on load demand. By running cycles periodically the switching losses are minimized and the device runs with a minimum quiescent current maintaining high efficiency.

Product Folder Links: TPS62410

(1)



Device Functional Modes (continued)

7.4.3 Power-Save Mode

The power-save mode is enabled with MODE/DATA pin set to 0 for both converters. If the load current of a converter decreases, this converter will enter power-save mode operation automatically. The transition to power-save mode of a converter is independent from the operating condition of the other converter. During power-save mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage in PFM mode to typically $1.01 \times V_{OLIT}$. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

In order to optimize the converter efficiency at light load the average inductor current is monitored. The device changes from PWM mode to power-save mode, if in PWM mode the inductor current falls below a certain threshold. The typical output current threshold depends on V_{IN} and can be calculated according to Equation 2 for each converter.

Equation 2: Average output current threshold to enter PFM mode

$$I_{OUT_PFM_enter} = \frac{VIN_{DCDC}}{32 \Omega}$$
 (2)

Equation 3: Average output current threshold to leave PFM mode

$$I_{OUT_PFM_leave} = \frac{VIN_{DCDC}}{24 \Omega}$$
(3)

In order to keep the output voltage ripple in power-save mode low, the output voltage is monitored with a single threshold comparator (skip comparator). As the output voltage falls below the skip comparator threshold (skip comp) of 1.01 × V_{OUTnominal}, the corresponding converter starts switching for a minimum time period of typically 1 µs and provides current to the load and the output capacitor. Therefore the output voltage increases and the device maintains switching until the output voltage trips the skip comparator threshold (skip comp) again. At this moment all switching activity is stopped and the guiescent current is reduced to minimum. The load is supplied by the output capacitor until the output voltage has dropped below the threshold again. Hereupon the device starts switching again. The power-save mode is exited and PWM mode entered in case the output current exceeds the current IOUT_PFM_leave, or if the output voltage falls below a second comparator threshold, called skip comparator low (skip comp Low) threshold. This skip comparator low threshold is set to -2% below nominal V_{out}, and enables a fast transition from power-save mode to PWM mode during a load step. In power-save mode the quiescent current is reduced typically to 19 µA for one converter and 32 µA for both converters active. This single skip comparator threshold method in power-save mode results in a very low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor. Increasing output capacitor values minimizes the output ripple. The power-save mode can be disabled through the MODE/DATA pin set to high. Both converters then operate in fixed PWM mode. Power-save mode enable/disable applies to both converters.

7.4.4 Short Circuit Protection

Both outputs are short circuit protected with maximum output current = I_{LIMF} (P-MOS and N-MOS). Once the PMOS switch reaches its current limit, it will be turned off and the NMOS turned on. The PMOS only turns on again, once the current in the NMOS decreases below the NMOS current limit.



7.5 Programming

7.5.1 EasyScale™ Interface: One-Pin Serial Interface for Dynamic Output Voltage Adjustment

7.5.1.1 General

The EasyScale™ interface is a simple but very flexible one-pin interface to configure the output voltage of both DC–DC converters. The interface is based on a master-slave structure, where the master is typically a microcontroller or application processor. Figure 8 and Table 1 give an overview of the protocol. The protocol consists of a device specific address byte and a data byte. The device specific address byte is fixed to 4E hex. The data byte consists of five bit for information, two address bits and the RFA bit. RFA bit set to high indicates the Request For Acknowledge condition. The acknowledge condition is only applied if the protocol was received correctly.

The advantage of EasyScale™ interfaces compared to other one-pin interfaces is that its bit detection is, to a large extent, independent from the bit transmission rate. It can automatically detect bit rates between 1.7 kbps and up to 160 kbps. Furthermore, the interface is shared with the MODE/DATA pin and requires therefore no additional pin.

7.5.1.2 Protocol

All bits are transmitted MSB first and LSB last. Figure 9 shows the protocol without acknowledge request (bit RFA = 0), Figure 10 with acknowledge (bit RFA = 1) request.

Prior to both bytes, device address byte and data byte, a start condition needs to be applied. For this, the MODE/DATA pin needs to be pulled high for at least t_{Start} before the bit transmission starts with the falling edge. In case the MODE/DATA line was already at high level (forced PWM mode selection) no start condition need be applied prior the device address byte.

The transmission of each byte needs to be closed with an end-of-stream condition for at least T_{FOS}.

7.5.1.3 Bit Decoding

The bit detection is based on a PWM scheme, where the criterion is the relation between t_{LOW} and t_{HIGH} . It can be simplified to:

High Bit: $t_{High} > t_{Low}$, but with t_{High} at least 2x t_{Low} , see Figure 11 Low Bit: $t_{Low} > t_{Low}$, but with t_{Low} at least 2x t_{Low} , see Figure 11

The bit detection starts with a falling edge on the MODE/DATA pin and ends with the next falling edge. Depending on the relation between t_{Low} and t_{High} a 0 or 1 is detected.

7.5.1.4 Acknowledge

The acknowledge condition is only applied if:

- acknowledge is requested by a set RFA bit
- the transmitted device address matches with the device address of the device
- 16 bits were received correctly

In this case, the device turns on the internal ACKN-MOSFET and pulls the MODE/DATA pin low for the time t_{ACKN} , which is max. 520 μ s. The acknowledge condition is valid after an internal delay time t_{valACK} . This means the internal ACKN-MOSFET is turned on after t_{valACK} , when the last falling edge of the protocol was detected. The master controller keeps the line low during this time.

The master device can detect the acknowledge condition with it's input by releasing the MODE/DATA pin after t_{valACK} and read back a 0.

In case of an invalid device address or not correctly received protocol, no acknowledge condition will be applied, thus the internal MOSFET will not be turned on and the external pullup resistor pulls MODE/DATA pin high after t_{valACK} . The MODE/DATA pin can be used again after the acknowledge condition ends.



Programming (continued)

NOTE

The acknowledge condition may only be requested in case the master device has an open-drain output.

In case of a push-pull output stage, TI recommends to use a series resistor in the MODE/DATA line to limit the current to 500 µA in case of an accidentally requested acknowledge to protect the internal ACKN-MOSFET.

7.5.1.5 MODE Selection

Because of the MODE/DATA pin is used for two functions, interface and a mode selection, the device needs to determine when it has to decode the bit stream or to change the operation mode.

The device enters forced PWM mode operation immediately whenever the MODE/DATA pin turns to high level. The device stays also in forced PWM mode during the whole time of a protocol reception.

With a falling edge on the MODE/DATA pin the device starts bit decoding. If the MODE/DATA pin stays low for at least t_{timeout}, the device get's an internal time-out and power-save mode operation is enabled.

A protocol which is sent within this time will be ignored, because the falling edge for the mode change will be first interpreted as start of the first bit. In this case, TI recommends to send first the protocol and change at the end of the protocol to power-save mode.




Figure 8. EasyScale™ Interface Protocol Overview

Table 1. EasyScale™ Interface Bit Description

BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION			
	7	DA7	IN	0 MSB device address			
Device	6	DA6	IN	1			
Address Byte	5	DA5	IN	0			
,	4	DA4	IN	0			
	3	DA3	IN	1			
4Eb a	2	DA2	IN	1			
4Ehex	1	DA1	IN	1			
	0	DA0	IN	0 LSB device address			
	7 (MSB)	RFA		Request for acknowledge, if High, acknowledge condition will applied by the devi			
6 A1 Address bit 1				Address bit 1			
	6 A			Address bit 0			
Data	4	D4	IN	Data bit 4			
Byte	3	D3	IIN	Data bit 3			
	2	D2		Data bit 2			
	1	D1		Data bit 1			
	0 (LSB)	D0		Data bit 0			
		ACK	OUT	Acknowledge condition active 0, this condition will only be applied in case RFA bit is set. Open-drain output, Line needs to be pulled high by the host with a pullup resistor.			
				This feature can only be used if the master has an open-drain output stage. In case of a push-pull output stage acknowledge condition may not be requested.			






Figure 9. EasyScale™ Interface Protocol Without Acknowledge




Figure 10. EasyScale™ Interface Protocol Including Acknowledge




Figure 11. EasyScale™ Interface – Bit Coding




Figure 12. MODE/DATA Pin: Mode Selection






Figure 13. MODE/DATA Pin: Power-Save Mode and Interface Communication

7.6 Register Maps

In TPS62410 two registers with a data content of 5 bits can be addressed to change the output voltage of both converters. With 5 bit data content, 32 different values for each register are available. Table 2 shows the addressable registers if DEF_1 pin acts as analog input with external resistors connected.

The available output voltages for converter 1 are shown in Table 3 and for converter 2 in Table 4. To generate these output voltages, a precise internal resistor divider network is used, which makes external resistors unnecessary and results therefore in an higher output voltage accuracy and less board space.

The Interface is activated if at least one of the converters is enabled (EN1 or EN2 is High). After the start-up time t_{Start} (170 μ s) the interface is ready for data reception.

Table 2. Addressable Registers for Adjustable Output Voltage Devices

REGISTER	DESCRIPTION	A1	A0	D4	D3	D2	D1	D0
REG_DEF_1_High	Not available in TPS62410 adjustable version	0	1					
REG_DEF_1_Low	Converter 1 output voltage setting	0	0	TPS62410 see Table 3				
REG_DEF_2	Converter 2 output voltage	1	0	TPS62410 see Table 4, connect ADJ2 pin directly to V _{OUT2}				ct ADJ2
	Do not use	1	1					



Table 3. Selectable Output Voltages for Converter 1, With DEF1 Pin as Analog Input

	TPS62410 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW	D4	D3	D2	D1	D0
0	V _{OUT1} Adjustable Output with Resistor Network on DEF_1 Pin	0	0	0	0	0
	0.6 V with DEF_1 Pin connected to V _{OUT1}					
1	0.825	0	0	0	0	1
2	0.85	0	0	0	1	0
3	0.875	0	0	0	1	1
4	0.9	0	0	1	0	0
5	0.925	0	0	1	0	1
6	0.95	0	0	1	1	0
7	0.975	0	0	1	1	1
8	1.0	0	1	0	0	0
9	1.025	0	1	0	0	1
10	1.050	0	1	0	1	0
11	1.075	0	1	0	1	1
12	1.1	0	1	1	0	0
13	1.125	0	1	1	0	1
14	1.150	0	1	1	1	0
15	1.175	0	1	1	1	1
16	1.2	1	0	0	0	0
17	1.225	1	0	0	0	1
18	1.25	1	0	0	1	0
19	1.275	1	0	0	1	1
20	1.3	1	0	1	0	0
21	1.325	1	0	1	0	1
22	1.350	1	0	1	1	0
23	1.375	1	0	1	1	1
24	1.4	1	1	0	0	0
25	1.425	1	1	0	0	1
26	1.450	1	1	0	1	0
27	1.475	1	1	0	1	1
28	1.5	1	1	1	0	0
29	1.525	1	1	1	0	1
30	1.55	1	1	1	1	0
31	1.575	1	1	1	1	1



Table 4. Selectable Output Voltages for Converter 2, (ADJ2 Connected to V_{OUT})

	OUTPUT VOLTAGE [V]	D4	D3	D2	D1	D0
	FOR REGISTER REG_DEF_2					
0	V _{OUT2} Adjustable Output with Resistor Network on ADJ2	0	0	0	0	0
	0.6 V with ADJ2 pin connected to V _{OUT2}					
1	0.85	0	0	0	0	1
2	0.9	0	0	0	1	0
3	0.95	0	0	0	1	1
4	1.0	0	0	1	0	0
5	1.05	0	0	1	0	1
6	1.1	0	0	1	1	0
7	1.15	0	0	1	1	1
8	1.2	0	1	0	0	0
9	1.25	0	1	0	0	1
10	1.3	0	1	0	1	0
11	1.35	0	1	0	1	1
12	1.4	0	1	1	0	0
13	1.45	0	1	1	0	1
14	1.5	0	1	1	1	0
15	1.55	0	1	1	1	1
16	1.6	1	0	0	0	0
17	1.7	1	0	0	0	1
18	1.8	1	0	0	1	0
19	1.85	1	0	0	1	1
20	2.0	1	0	1	0	0
21	2.1	1	0	1	0	1
22	2.2	1	0	1	1	0
23	2.3	1	0	1	1	1
24	2.4	1	1	0	0	0
25	2.5	1	1	0	0	1
26	2.6	1	1	0	1	0
27	2.7	1	1	0	1	1
28	2.8	1	1	1	0	0
29	2.85	1	1	1	0	1
30	3.0	1	1	1	1	0
31	3.3	1	1	1	1	1

Product Folder Links: TPS62410

Copyright © 2007–2015, Texas Instruments Incorporated

18



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Output Voltage Setting

8.1.1.1 Converter 1 Adjustable Default Output Voltage Setting

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{11}}{R_{12}}\right)$$
 with an internal reference voltage V_{REF} typical 0.6V (4)

To keep the operating current to a minimum, TI recommends selecting R_{12} within a range of 180 k Ω to 360 k Ω . The sum of R_{12} and R_{11} should not exceed approimately1 M Ω . For higher output voltages than 3.3 V, TI recommends choosing lower values than 180 k Ω for R12. Route the DEF_1 line away from noise sources, such as the inductor or the SW1 line. The FB1 line needs to be directly connected to the output capacitor. An internal feed-forward capacitor is connected to this pin, therefore there is no need for an external feed-forward capacitor for converter 1.

8.1.1.2 Converter 2

The default output voltage of converter 2 can be set by an external resistor network. For converter 2 the same recommendations apply as for converter 1. In addition to that, a 33-pF external feed-forward capacitor $C_{\rm ff2}$ for good load transient response must be used.

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{21}}{R_{22}}\right)$$
 with an internal reference voltage V_{REF} typical 0.6V (5)

Route the ADJ2 line away from noise sources, such as the inductor or the SW2 line. In case the interface is used for converter 2, connect ADJ2 pin directly to V_{OUT2}

8.2 Typical Application




Figure 14. Typical Application Circuit 1.5-V and 2.85-V Adjustable Outputs, Low PFM Voltage Ripple Optimized

8.2.1 Design Requirements

The step-down converter design can be adapted to different output voltage and load current needs by choosing appropriate external components. The following design procedure is adequate for whole V_{IN} , V_{OUT} and load current range of TPS62410.

8.2.2 Detailed Design Procedure

8.2.2.1 Output Filter Design (Inductor and Output Capacitor)

The device is optimized to operate with inductors of 2.2 µH to 4.7 µH and output capacitors of 10 µF to 22 µF.

For operation with a 2.2 µH inductor, a 22 µF capacitor is suggested.

8.2.2.1.1 Inductor Selection

The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductance will influence directly the efficiency of the converter. Therefore an inductor with lowest DC resistance should be selected for highest efficiency.

Equation 6 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 7. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(6)

where

- f = Switching frequency (2.25 MHz typical)
- L = Inductor value
- ΔI₁ = Peak-to-peak inductor ripple current
- I_{Lmax} = Maximum inductor current

(7)



Typical Application (continued)

The highest inductor current will occur at maximum V_{IN}.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Refer to Table 5 and the typical applications for possible inductors.

Table 5. List of Inductors

DIMENSIONS [mm ³]	INDUCTOR TYPE	SUPPLIER		
2.8 x 2.6 × 1.4	VLF3014	TDK		
3 × 3 × 1.4	LPS3015	Coilcraft		
$3.9 \times 3.9 \times 1.7$	LPS4018	Coilcraft		

8.2.2.1.2 Output Capacitor Selection

The advanced fast response voltage mode control scheme of the two converters allows the use of small ceramic capacitors with a typical value of 10 μ F, without having large output voltage undershoots and overshoots during heavy load transients. Ceramic X7R/X5R capacitors having low ESR values result in lowest output voltage ripple and are therefore recommended.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. The RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \frac{1}{2 \times \sqrt{3}}$$
 (8)

At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta Vout = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \times \left(\frac{1}{8 \times Cout \times f} + ESR \right)$$
(9)

Where the highest output voltage ripple occurs at the highest input voltage V_{IN}.


At light load currents the converters operate in power-save mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. Higher output capacitors like 22 μ F values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

8.2.2.1.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The converters need a ceramic input capacitor of 10 μ F. The input capacitor can be increased without any limit for better input voltage filtering.

TEXAS INSTRUMENTS

8.2.3 Application Curves




Product Folder Links: TPS62410

Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated







Copyright © 2007–2015, Texas Instruments Incorporated

Submit Documentation Feedback









Copyright © 2007–2015, Texas Instruments Incorporated Product Folder Links: *TPS62410*



9 Power Supply Recommendations

The TPS62410 device has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS62410.

10 Layout

10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Take care in the board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths as indicated in bold in Figure 34.

The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND pin of the device to the PowerPAD of the PCB and use this pad as a star point. For each converter use a common power GND node and a different node for the signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD (star point) underneath the IC. Keep the common path to the GND pin, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The output voltage sense lines (FB1, ADJ2, DEF_1) should be connected right to the output capacitor and routed away from noisy components and traces (that is, SW line). If the EasyScaleTM interface is operated with high transmission rates, the MODE/DATA trace must be routed away from the ADJ2 line to avoid capacitive coupling into the ADJ2 pin. A GND guard ring between the MODE/DATA pin and ADJ2 pin avoids potential noise coupling.

10.2 Layout Example




Figure 34. Layout Diagram



Layout Example (continued)




Figure 35. PCB Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

EasyScale, OMAP, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS62410DRCR	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CAT
TPS62410DRCR.Z	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CAT
TPS62410DRCRG4	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CAT
TPS62410DRCT	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CAT
TPS62410DRCT.Z	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CAT
TPS62410DRCTG4	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CAT

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 14-May-2025

OTHER QUALIFIED VERSIONS OF TPS62410:

Automotive: TPS62410-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jun-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62410DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62410DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62410DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 13-Jun-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62410DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS62410DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS62410DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated