









TLC59731
ZHCSAW0C – FEBRUARY 2013–REVISED OCTOBER 2016

## **TLC59731**

# 具有单线制接口 (EasySet) 的三通道、8 位、PWM LED 驱动器

## 1 特性

- 三条灌电流通道
- 电流处理能力:
  - 每通道 50mA
- 通过脉宽调制 (PWM) 实现灰度 (GS) 控制:
  - 支持简单伽马校正的8位(256步)
- 单线制接口 (EasySet™)
- 电源 (VCC) 电压范围:
  - 无内部分路稳压器模式: 3V 至 5.5V
  - 内部分路稳压器模式: 3V 至 6V
- 输出 (OUT) 端子最大电压: 最高 21V
- 集成型分路稳压器
- 数据传输最大速率:
  - 每秒位数 (bps): 600kbps
- 内部 GS 时钟振荡器: 6MHz (典型值)
- 显示重复速率: 3.1kHz(典型值)
- 输出延迟开关以防止涌入电流
- 不受限器件级联
- 运行温度: -40℃ 至 85℃

## **2** 应用范围 RGB LED 射灯显示

## 3 说明

TLC59731 器件是一款易于使用的 3 通道 50mA 灌电流 LED 驱动器。这个单线制,600kbps 串行接口 (EasySet) 提供了一个大大减少配线成本的解决方案。 LED 驱动器提供 8 位脉宽调制 (PWM) 分辨率和一个简单伽马校正特性。该器件集成有一个 6MHz 灰度 (GS) 时钟振荡器,可使显示重复速率达到 3.1kHz (典型值)。此驱动器还提供不受限级联功能。


输出灌电流可由每个串联至 OUT n 端子的外部电阻器设定。TLC59731 内置分流稳压器,可用于更高的 VCC 电源电压 应用。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TLC59731	SOIC (8)	4.90mm x 3.91mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 典型应用电路示例 (无内部分流稳压器模式)





目录
----

1	特性 1		8.3 Feature Description	12
2	应用范围 1		8.4 Device Functional Modes	14
3	说明1		8.5 Programming	16
4	修订历史记录 2		8.6 Register Maps	20
5	Pin Configuration and Functions 4	9	Application and Implementation	21
6	Specifications		9.1 Application Information	21
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	21
	6.2 ESD Ratings		9.3 System Examples	22
	3		9.4 Do's and Don'ts	23
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	23
	6.5 Electrical Characteristics	11	Layout	
	6.6 Switching Characteristics		11.1 Layout Guidelines	23
	6.7 Typical Characteristics		11.2 Layout Example	23
7	Parameter Measurement Information	12	器件和文档支持	24
•	7.1 Pin-Equivalent Input and Output Schematic		12.1 接收文档更新通知	24
	Diagrams		12.2 社区资源	24
	7.2 Test Circuits		12.3 商标	24
8	Detailed Description 11		12.4 静电放电警告	24
	8.1 Overview 11		12.5 Glossary	24
	8.2 Functional Block Diagram	13	机械、封装和可订购信息	24
	•			

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision B (October 2015) to Revision C	Page
Deleted Constant Sink Current Value section	12
Changed the Grayscale (GS) Control description for clarity	13
Changed Grayscale (GS) Function (PWM Control) section: corrected number of bits thr corrected Table 2 accordingly	•
• Added 2nd sentence to 3rd paragraph of Grayscale (GS) Function (PWM Control) secti	on 14
• Changed the PWM Control section to account for a 24-bit GS data latch instead of a 36	-bit data latch15
Deleted the One-Wire Interface (EasySet) Data Writing Method section from the Device	Functional Modes15
Changes from Revision A (April 2013) to Revision B	Page
Added Grayscale (GS) Control, EasySet and Shunt Regulator, and No Limit Cascading	sections 13
Changed Connector Design title	13
<ul> <li>Changed Figure 12: changed OUTn traces GSDATA = 4093 and GSDATA = 4094</li> </ul>	



CI	hanges from Original (February 2013) to Revision A	Page
•	已添加 引脚配置和功能部分, <b>ESD</b> 额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	1
•	已添加 EasySet 商标	1
•	已更改 数据传输速率中的 bps 值特性要点	1
•	已更改 <i>bps 值(说明</i> 部分)	1
•	Changed AC Characteristics, $f_{CLK\ (SDI)}$ parameter maximum specification in Recommended Operating Conditions tab	le <mark>5</mark>
•	Changed I <sub>CC1</sub> parameter test conditions in <i>Electrical Characteristics</i> table	6
•	Changed second paragraph of Grayscale (GS) Function (PWM Control) section	14
•	Changed Data Transfer Rate (t <sub>CYCLE</sub> ) Measurement Sequence section	16
•	Updated Figure 17	18
•	Updated Figure 20	20
	Updated Table 3	



## 5 Pin Configuration and Functions



#### **Pin Functions**

P	IN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
GND	4	_	Power ground
OUT0	1	0	Sink driver outputs.
OUT1	2	0	Multiple outputs can be configured in parallel to increase the sink drive current capability.
OUT2	3	0	Different voltages can be applied to each output.
SDI	6	I	Serial data input. This pin is internally pulled down to GND with a 1-M $\Omega$ (typical) resistor.
SDO	5	0	Serial data output
TEST	7	_	TI internal test terminal. This pin must be connected to GND or left open.
VCC	8	_	Power-supply voltage

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
Voltage <sup>(2)</sup>	Supply, V <sub>CC</sub>	VCC	-0.3	7.0	
	Input, V <sub>IN</sub>	SDI	-0.3	V <sub>CC</sub> + 1.2	V
	Output V	OUT0 to OUT2	-0.3	21	V
	Output, V <sub>OUT</sub>	SDO	-0.3	7.0	
Current	Output (DC), I <sub>OUT</sub>	OUT0 to OUT2	0	60	mA
Temperature	Operating junction, T	Operating junction, T <sub>J</sub>		150	°C
	Storage temperature,	Storage temperature, T <sub>stg</sub>		150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±8000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT	
DC CHARA	CTERISTICS		1				
V <sub>CC</sub>	Supply voltage	No internal shunt regulator mode	3.0	5	5.5	V	
00		Internal shunt regulator mode			6		
Vo	Voltage applied to output	OUT0 to OUT2			21	V	
V <sub>IH</sub>	High-level input voltage	SDI	$0.7 \times V_{CC}$		$V_{CC}$	V	
V <sub>IL</sub>	Low-level input voltage	SDI	GND		$0.3 \times V_{CC}$	V	
V <sub>IHYST</sub>	Input voltage hysteresis	SDI		0.2 × V <sub>CC</sub>		V	
I <sub>OH</sub>	High-level output current	SDO			-2	mA	
	Low-level output current	SDO			2	A	
I <sub>OL</sub>		OUT0 to OUT2			50	mA	
I <sub>REG</sub>	Shunt regulator sink current	VCC			20	mA	
T <sub>A</sub>	Operating free-air temperature range		-40		+85	°C	
TJ	Operating junction temperature range		-40		+125	°C	
AC CHARA	CTERISTICS						
f <sub>CLK (SDI)</sub>	Data transfer rate	SDI	20		600	kHz	
t <sub>SDI</sub>	SDI input pulse duration	SDI	275		0.5 / f <sub>CLK</sub>	ns	
t <sub>WH</sub>	Pulse duration, high	SDI	14			ns	
t <sub>WL</sub>	Pulse duration, low	SDI	14			ns	
t <sub>H0</sub>	Hold time: end of sequence (EOS)	SDI↑ to SDI↑	3.5 / f <sub>CLK</sub>		5.5 / f <sub>CLK</sub>	μs	
t <sub>H1</sub>	Hold time: data latch (GSLAT)	SDI↑ to SDI↑	8 / f <sub>CLK</sub>			μs	

## 6.4 Thermal Information

		TLC59731	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	134.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	88.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.3	°C/W
ΨJT	Junction-to-top characterization parameter	37.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	74.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.5 Electrical Characteristics


At  $T_A = -40$ °C to +85°C,  $V_{CC} = 3$  V to 6.0 V, and  $C_{VCC} = 0.1$   $\mu$ F. Typical values at  $T_A = 25$ °C and  $V_{CC} = 5.0$  V, unless otherwise noted.

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage (SDO)	I <sub>OH</sub> = -2 mA	$I_{OH} = -2 \text{ mA}$			V <sub>CC</sub>	V	
V <sub>OL</sub>	Low-level output voltage (SDO)	I <sub>OL</sub> = 2 mA		0		0.4	V	
V <sub>R</sub>	Shunt regulator output voltage (V <sub>CC</sub> )	I <sub>CC</sub> = 1 mA, SDI = low	I <sub>CC</sub> = 1 mA, SDI = low				V	
I <sub>CC0</sub>	Complete compact (V	$V_{CC} = 3 \text{ V to } 5.5 \text{ V, SDI}$ (GSn) = FFh, $V_{OUTn} = 0$			2.3	3.5		
I <sub>CC1</sub>	Supply current (V <sub>CC</sub> )	$V_{CC} = 3 \text{ V to } 5.5 \text{V}$ , SDI FFh, $V_{OUTn} = 0.6 \text{ V}$ , SD			2.6	4.5	mA	
I <sub>OL</sub>	LED output current (OUT0 to OUT2)	All OUT $n = \text{on}$ , $V_{\text{OUTn}} =$	All OUT <i>n</i> = on, V <sub>OUTn</sub> = 0.6 V		40		mA	
	Output lealings august	CC = 00h	$T_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			0.1		
I <sub>OLKG</sub>	Output leakage current (OUT0 to OUT2)	GS <i>n</i> = 00h, V <sub>OUTn</sub> = 21 V	T <sub>J</sub> = +85°C to +125°C			0.2	μΑ	
R <sub>PD</sub>	Internal pulldown resistance (SDI)	At SDI	At SDI		1		ΜΩ	

## 6.6 Switching Characteristics

At  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.0$  V to 5.5 V,  $C_L = 15$  pF,  $R_L = 110$   $\Omega$ , and  $V_{LED} = 5$  V, unless otherwise noted. Typical values are at  $T_A = 25$ °C and  $V_{CC} = 5$  V.


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>R0</sub>	Rise time	SDO	2	6	12	ns
t <sub>R1</sub>	Rise time	$OUTn$ (on $\rightarrow$ off)		200	400	ns
t <sub>F0</sub>	Fall time	SDO	2	6	12	ns
t <sub>F1</sub>	Fall time	$OUTn$ (off $\rightarrow$ on)		200	400	ns
t <sub>D0</sub>		SDI↑ to SDO↑		30	50	ns
t <sub>D1</sub>	Propagation delay	OUT0↓ to OUT1↓, OUT1↓to OUT2↓, OUT0↑ to OUT1↑, OUT1↑to OUT2↑		25		ns
t <sub>WO</sub>	Shift data output one pulse duration	SDO↑ to SDO↓	75	125	250	ns
fosc	Internal GS oscillator frequency		4	6	8	MHz



(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 1. Input Timing






(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 2. Output Timing





time changes, depending on the data in the 24-bit 00 data lateri.

Figure 3. Data Write and Outn Switching Timing



## 6.7 Typical Characteristics

at  $T_A = 25$ °C and  $V_{CC} = 12$  V (unless otherwise noted)






Figure 4. Output Current vs Output Voltage (Outn)




## 7 Parameter Measurement Information

## 7.1 Pin-Equivalent Input and Output Schematic Diagrams








(1) n = 0 to 2.


Figure 7. OUT0 Through OUT2

## 7.2 Test Circuits



- (1) n = 0 to 2.
- (2)  $C_L$  includes measurement probe and jig capacitance.

Figure 8. Rise Time and Fall Time Test Circuit for Outn



(1)  $C_L$  includes measurement probe and jig capacitance.

Figure 9. Rise Time and Fall Time Test Circuit for SDO



## 8 Detailed Description


#### 8.1 Overview

The TLC59731 is a 3-channel constant-current sink driver. Each channel has an individually-adjustable, 256-step, pulse-width modulation (PWM) grayscale (GS) brightness control. GS data are input through a serial single-wire interface port.

The TLC59731 has a 50-mA current capability. The maximum current value of each channel is determined by the external resistor. The TLC59731 can function without external CLK signals because the device is integrated with a 6-MHz internal oscillator.

The TLC59731 is integrated with a shunt regulator that can be used for higher VCC power-supply voltage applications.

## 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Sink Current Value Setting

The typical sink current value of each channel ( $I_{OUTn}$ ) can be set by resistor ( $R_{Ln}$ ) that is placed between the LED cathode and OUTn pins; see Figure 10. The typical sink current value can be calculated by Equation 1 and the typical resistor value can be calculated by Equation 2.

$$I_{\text{OUTn}}\left(\text{mA}\right) = \frac{V_{\text{LED}}\left(V\right) - V_{\text{F\_TOTAL}}\left(V\right) - V_{\text{OUTn}}\left(V\right)}{R_{\text{Ln}}\left(\Omega\right)}$$

where

• 
$$n = 0 \text{ to } 2$$
 (1)

$$R_{Ln}(\Omega) = \frac{V_{LED}(V) - V_{F\_TOTAL}(V) - V_{OUTn}(V)}{I_{OUTn}(mA)}$$

where

- n = 0 to 2
- V<sub>LED</sub> = the LED anode voltage
- V<sub>F TOTAL</sub> = the total LED forward voltage
- $V_{OUTn}$  = the OUT*n* output voltage (2)

Note that the typical V<sub>OUTn</sub> value is 0.6 V with a 40-mA output current, as shown in Figure 4.




Figure 10. Internal Shunt Regulator Mode Application Circuit

#### 8.3.2 Resistor and Capacitor Value Setting for Shunt Regulator

The TLC59731 internally integrates a shunt regulator to regulate  $V_{CC}$  voltage. Figure 4 shows an application circuit that uses the internal shunt regulator through a resistor,  $R_{VCC}$ . The recommended  $R_{VCC}$  value can be calculated by Equation 3.

$$\frac{V_{LED}(V) - 5.9 \text{ V}}{8 \text{ mA}} < R_{VCC} < \frac{V_{LED}(V) - 5.9 \text{ V}}{6 \text{ mA}}$$
(3)

Table 1 shows the typical resistor value for several  $V_{LED}$  voltages. Note that the  $C_{VCC}$  value must be 0.1  $\mu$ F.

Table 1. Resistor Example for Shunt Resistor Versus LED Voltage

V <sub>LED</sub> (V)	R <sub>VCC</sub> (Ω)	RESISTOR WATTAGE (W)
9	470	0.02
12	910	0.04
18	1800	0.08
24	2700	0.12



#### 8.3.3 Grayscale (GS) Control

This control feature is an 8-bit (256-step) grayscale (GS) control that provides a wide range of color generation. Connect the LEDs to the device OUT*n* pins, as described in the *Layout Guidelines* section.

#### 8.3.4 EasySet and Shunt Regulator

This device includes a single-wire serial interface (EasySet) and a shunt regulator. The total number of wires for power supply and data write operations can be reduced with the EasySet and shunt regulator included in the design.

## 8.3.5 No Limit Cascading

This feature results in no limitation on the number of total cascaded devices used in series in an application. This advantage is attained because a timing-adjusted pulse generator is implemented in the device.

#### 8.3.6 Connector Design

When the connector pin of the device application printed circuit board (PCB) is connected or disconnected to other PCBs, the power must be turned off to avoid device malfunction or failure. Furthermore, designing the connector GND pin to be longer than other pins (as shown in Figure 11) is preferable. This arrangement allows the GND line to either be connected first or disconnected last, which is imperative for proper device function.




Figure 11. Connector Pin Design Application



#### 8.4 Device Functional Modes

#### 8.4.1 Grayscale (GS) Function (PWM Control)

The TLC59731 can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The PWM data bit length for each output is 8 bits. The architecture of 8 bits per channel results in 256 brightness steps, from 0% to 99.98% ON-time duty cycle.

The PWM operation for OUT*n* is controlled by an 8-bit grayscale (GS) counter. The GS counter increments on each internal GS clock (GSCLK) rising edge. All OUT*n* are turned on when the GS count is '1', except when OUT*n* are programed to GS data '0' in the 24-bit GS data latch. After turning on, each output turns off when the GS counter value exceeds the programmed GS data for the output. The GS counter resets to 00h and all outputs are forced off when the GS data are written to the 24-bit GS data latch. Afterwards, the GS counter begins incrementing and PWM control is started from the next internal GS clock.

Table 2 summarizes the GS data values versus the output ideal ON-time duty cycle. The on-time duty cycle is not proportional to the GS data because a simple gamma correction is implemented in the TLC59731. Furthermore, actual ON-time differs from the ideal ON-time because the output drivers and control circuit have some timing delay. When the device is powered on, all outputs are forced off and remain off until the non-zero GS data are written to the 24-bit GS data latch.


Table 2. Output Duty Cycle and Total ON-Time vs GS Data

GS I	DATA	NO. OF GSCLKs	NO. OF GSCLKs	TOTAL IDEAL TIME	ON-TIME DUTY (%)		
DECIMAL	HEX	OUT <i>n</i> TURNS ON	OUT <i>n</i> TURNS OFF	(µs)	ON-TIME DOTT (78)		
0	0	Off	Off	0	0		
1	1	1	2	0.08	0.02		
2	2	1	4	0.17	0.05		
3	3	1	6	0.8	0.3		
_	_	_	_	_	_		
6	6	1	12	1.8	0.6		
7	7	1	14	2.2	0.7		
8	8	1	18	2.8	0.9		
9	9	1	22	3.5	1.1		
10	10	1	26	4.2	1.3		
_	_	_	_	_	_		
30	1E	1	106	17.5	5.5		
31	1F	1	110	18.2	5.7		
32	20	1	118	19.5	6.2		
33	21	1	126	20.8	6.6		
34	22	1	134	22.2	7.0		
_	_	_	_	_	_		
62	3E	1	358	59.5	18.8		
63	3F	1	366	60.8	19.2		
64	40	1	374	62.2	19.6		
65	41	1	382	63.5	20.0		
66	42	1	390	64.8	20.5		
_	_	_	_	_	_		
127	7F	1	878	146.2	46.1		
128	80	1	886	147.5	46.5		
129	81	1	894	148.8	47.0		
_	_		_	_	_		
253	FD	1	1886	314.2	99.1		
254	FE	1	1894	315.5	99.5		
255	FF	1	1902	316.8	99.9		



#### 8.4.1.1 PWM Control

The GS counter keeps track of the number of grayscale reference clocks (GSCLKs) from the internal oscillator. Each output stays on when the counter is less than or equal to the programmed GS value. Each output turns off when the GS counter is greater than the GS value in the 24-bit GS data latch. Figure 12 shows the PWM operation timing.



(1) Actual ON-time differs from the ideal ON-time.

Figure 12. PWM Operation



#### 8.5 Programming

### 8.5.1 One-Wire Interface (EasySet) Data Writing Method

There are four sequences to write GS data into the TLC59731 through a single-wire interface. This section discusses each sequence in detail.

#### 8.5.1.1 Data Transfer Rate (T<sub>CYCLF</sub>) Measurement Sequence

The TLC59731 measures the time between the first and second SDI rising edges either after the device is powered up or when the GS data latch sequence is executed (as described in the GS Data Latch Sequence (GSLAT) section) and the time is internally stored as  $t_{CYCLE}$ .  $t_{CYCLE}$  serves as a base time used to recognize one complete data write operation, a 32-bit data write operation, and a GS data write operation to the GS data latch.  $t_{CYCLE}$  can be set between 1.66  $\mu$ s and 50  $\mu$ s ( $t_{CLK(SDI)}$ ) = 20 kHz to 600 kHz). In this sequence, two instances of data 0 are written to the LSB side of the 32-bit shift register. Figure 13 shows the  $t_{CYCLE}$  measurement timing.




Figure 13. Data Transfer Rate (T<sub>CYCLE</sub>) Measurement

#### 8.5.1.2 Data 0 and Data 1 Write Sequence (Data Write Sequence)

When the second SDI rising edge is not input before 50% of  $t_{CYCLE}$  elapses from the first SDI rising edge input, the second rising edge is recognized as data 0. When the second SDI rising edge is input before 50% of  $t_{CYCLE}$  elapses from the first SDI rising edge input, the second rising edge is recognized as data 1. This write sequence must be repeated 30 times after the  $t_{CYCLE}$  measurement sequence to send the write command to the lower 6-bit (3Ah) and 24-bit GS data. Figure 14 shows the data 0 and 1 write timing.




Figure 14. Data 0 and 1 Write Operation



## **Programming (continued)**

### 8.5.1.3 One Communication Cycle End of Sequence (EOS)

One communication cycle end of sequence (EOS) must be input after the 32-bit data are written because the TLC59731 does not count the number of input data. When SDI is held low for the EOS hold time ( $t_{H0}$ ), the 32-bit shift register values are locked and a buffered SDI signal is output from SDO to transfer GS data to the next device. Figure 15 shows the EOS timing.




Figure 15. End of Sequence (EOS)



### **Programming (continued)**

### 8.5.1.4 GS Data Latch (GSLAT) Sequence

A GS data latch (GSLAT) sequence must be input after the 32-bit data for all cascaded devices are written. When SDI is held low for the data latch hold time  $(t_{H1})$ , the 32-bit shift register data in all devices are copied to the GS data latch in each device. Furthermore, PWM control starts with the new GS data at the same time. Figure 16 shows the GSLAT timing.




Figure 16. GS Data Latch Sequence (GSLAT)

#### 8.5.1.5 How to Control Devices Connected in Series

The 8-bit write command and 24-bit grayscale (GS) data for OUT0 to OUT2 (for a total of 32 bits of data) must be written to the device. Figure 17 shows the 32-bit data packet configuration. When multiple devices are cascaded (see Figure 18), *N* times the packet must be written into each TLC59731 in order to control all devices. There is no limit on how many devices can be cascaded, as long as proper VCC voltage is supplied. The packet for all devices must be written again whenever any GS data changes.




Figure 17. 32-Bit Data Packet Configuration for One TLC59731



### **Programming (continued)**




Figure 18. Cascade Connection of NTLC59731 Units (Internal Shunt Regulator Mode)

Figure 19 shows the 32-bit data packet, EOS, and GSLAT input timing of all devices. The function setting write procedure and display control is as follows:

- 1. Power up VCC (V<sub>LED</sub>); all OUT*n* are off because GS data are not written yet.
- 2. Write the 32-bit data packet (MSB-first) for the first device using  $t_{CYCLE}$  and the data write sequences illustrated in and . The first 8-bits of the 32-bit data packet are used as the write command. The write command must be 3Ah (00111010b); otherwise, the 24-bit GS data in the 32-bit shift register are not copied to the 24-bit GS data latch.
- 3. Execute one communication cycle EOS (refer to ) for the first device.
- 4. Write the 32-bit data packet for the second TLC59731 as described step 2. However, t<sub>CYCLE</sub> must be set to the same timing as the first device.
- 5. Execute one communication cycle EOS for the second device.
- 6. Repeat Steps 4 and 5 until all devices have GS data.
- 7. The number of total bits is  $32 \times N$ . After all data are written, execute a GSLAT sequence as described in in order to copy the 24-bit LSBs in the 32-bit shift resister to the 24-bit GS data latch in each device; PWM control starts with the written GS data at the same time.




Figure 19. Data Packet Input Order for NTLC59731 Units



#### 8.6 Register Maps

## 8.6.1 Register and Data Latch Configuration

The TLC59731 has a 32-bit shift register and a 24-bit data latch that stores GS data. When the internal GS data latch pulse is generated and the data of the eight MSBs in the shift register are 3Ah, the lower 24-bit data in the 32-bit shift register are copied into the 24-bit GS data latch. If the data of the eight MSBs is not 3Ah, the 24-bit data are not copied into the 24-bit GS data latch. Figure 20 shows the shift register and GS data latch configurations. Table 3 shows the 32-bit shift register bit assignment.




Figure 20. Common Shift Register and Control Data Latches Configuration

Table 3. 32-Bit Shift Register Data Bit Assignment

BIT	BIT NAME	CONTROLLED CHANNEL AND FUNCTIONS
0 to 7	GSOUT2	GS data bits 0 to 7 for OUT2
8 to 15	GSOUT1	GS data bits 0 to 7 for OUT1
16 to 23	GSOUT0	GS data bits 0 to 7 for OUT0
24 to 32	WRTCMD	Data write command (3Ah) for GS data. The lower 24-bit GS data in the 32-bit shift register are copied to the GS data latch when the internal GS latch is generated (when these data bits are 3Ah, 00111010b).



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The device is a 3-channel, constant sink current, LED driver. This device can be connected in series to drive many LED lamps with only a few controller ports. Output current control data and PWM control data can be written from the SIN input terminal. The PWM timing reference clock can be supplied from the internal oscillation.

## 9.2 Typical Application




Figure 21. Typical Application Circuit Example (No Internal Shunt Regulator Mode)

#### 9.2.1 Design Requirements

For this design example, use Table 4 as the input parameters.

**Table 4. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
VCC Input Voltage Range	3 V to 5.5 V
LED Lamp (V <sub>LED</sub> ) Input Voltage Range	21 V Maximum
SDI Voltage Range	Low Level = GND, High Level = VCC

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Define Basic Parameters

To begin the design process, a few parameters must be decided:

- Maximum output constant-current value for each color LED lamp
- Maximum LED forward voltage (Vf) and Maximum V<sub>LED</sub>
- Total LEDs and Cascaded IC Number

#### 9.2.2.2 Grayscale (GS) Data

32-bit GS data packets are sent through single-wire interface for the PWM control of three output channels. Select the GS data of each LED lamp and write the GS data to the register following the signal timing.



#### 9.2.3 Application Curve




Figure 22. Output Waveform Without GS Data Latch Input

## 9.3 System Examples




Figure 23. Typical Application Circuit Example (No Internal Shunt Regulator Mode)




Figure 24. Typical Application Circuit Example (Internal Shunt Regulator Mode)



#### 9.4 Do's and Don'ts

When the connector pin of the device application printed-circuit-board (PCB) is connected or disconnected to other PCBs, the power must be turned off to avoid device malfunction or failure. Furthermore, designing the connector GND pin to be longer than other pins (as shown in Figure 25) is preferable. This arrangement allows the GND line to either be connected first or disconnected last, which is imperative for proper device function.




Figure 25. Connector Pin Design Application

## 10 Power Supply Recommendations

Decouple the  $V_{cc}$  power supply voltage by placing a 0.1- $\mu$ F ceramic capacitor close to VCC pin and GND plane. Depending on panel size, several electrolytic capacitors must be placed on board equally distributed to get a well regulated LED supply voltage ( $V_{LED}$ ).  $V_{LED}$  voltage ripple must be less than 5% of its nominal value.

## 11 Layout

### 11.1 Layout Guidelines

- 1. Place the decoupling capacitor near the VCC pin and GND plane.
- 2. Route the GND pattern as widely as possible for large GND currents.
- 3. Routing wire between the LED cathode side and the device OUTn pin must be as short and straight as possible to reduce wire inductance.
- 4. When several ICs are chained, symmetric placements are recommended.

#### 11.2 Layout Example




Figure 26. Layout Recommendation



### 12 器件和文档支持

### 12.1 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的*提醒我* (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

#### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 商标

EasySet, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏

www.ti.com 2-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	ckage qty   Carrier RoHS		MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLC59731D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	59731
TLC59731DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	59731

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	TLC59731DR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2023




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLC59731DR	SOIC	D	8	2500	340.5	338.1	20.6	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Oct-2023

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC59731D	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司