








**TPS63802** ZHCSJ11D - NOVEMBER 2018 - REVISED JANUARY 2021

#### 采用 DFN 封装的 TPS63802 2A、高效率、 低 la 降压/升压转换器

## 1 特性

- 输入电压范围: 1.3V 至 5.5V
  - 器件启动时输入电压大于 1.8V
- 输出电压范围: 1.8V 至 5.2V (可调节)
- V<sub>I</sub> ≥ 2.3V、V<sub>O</sub> = 3.3V 时,输出电流为 2A
- 在整个负载范围内具有高效率
  - **11µA** 工作静态电流
  - 具有省电模式和强制 PWM 模式
- 峰值电流降压/升压模式架构
  - 可在降压、降压/升压和升压操作模式之间定义 切换点
  - 正向和反向电流运行
  - 启动至预偏置输出
- 安全、可靠运行的特性
  - 集成软启动
  - 过热和过压保护
  - 带负载断开功能的真正关断功能
  - 正向和反向电流限制
- 21.5mm<sup>2</sup> 的小解决方案尺寸
  - 小型 SON/DFN 封装 ( 类似于 QFN )
  - 小型 0.47µH 电感器
  - 与 22µF 最小输出电容器配合使用
- 使用 TPS63802 并借助 WEBENCH® Power Designer 创建定制设计方案



## 2 应用

- 系统前置稳压器(跟踪和远程信息处理、便携式 POS、家庭自动化、IP 网络摄像头)
- 负载点调节(有线传感器、端口/电缆适配器和加密 狗、电子智能锁、物联网)
- 蓄电池备用电源(电表、数据集中器、电能质量监 测仪)
- 热电器件电源(TEC、光纤模块)
- 通用电压稳定器和转换器


## 3 说明

TPS63802 是一款高效率、高输出电流降压/升压转换 器。根据输入电压不同,当输入电压近似等于输出电压 时,它会自动以升压、降压或全新的4周期降压/升压 模式运行。在定义的阈值内进行模式切换,避免不必要 的模式内切换,以减少输出电压纹波。这类器件的输出 电压可在较宽输出电压范围内通过电阻式分压器进行单 独调整。静态电流为 11 u A , 可在超小甚至空载条件下 实现出色效率。

## 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TPS63802	10 引脚 VSON-HR (0.5mm 间隔)	3.0mm × 2.0mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



效率与输出电流间的关系 ( $V_0 = 3.3V$ )



## **Table of Contents**

Changes from Revision C (June 2020) to Revision D (January 2021)Page● 更新了整个文档中的表格、图和交叉参考的编号格式。1Changes from Revision B (September 2019) to Revision C (June 2020)Page● Added device comparison3● Changed 1x 22 μF to 2x 22 μF19● Changed Part Number from TPS63802RMW to TPS63802DLA20● Change MODE from High to Low in Application Curves20● Deleted layout guideline to separate AGND and PGND28● Changed Use a common-power GND, but connect AGND and PGND through via at a different layer. to Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.28Changes from Revision A (January 2019) to Revision B (September 2019)	1 特性	1	9.4 Device Functional Modes	13
1	2 应用	1	10 Application and Implementation	17
Revision History	7 7 7 7			
5 Description (continued)				
12 Layout			11 Power Supply Recommendations	27
7 Pin Configuration and Functions. 4 12.1 Layout Guidelines. 28 8 Specifications				
8 Specifications				
8.1 Absolute Maximum Ratings. 5 13 Device and Documentation Support. 29 8.2 ESD Ratings. 5 13.1 Device Support. 29 8.3 Recommended Operating Conditions 5 13.2 Documentation Support. 29 8.4 Thermal Information. 5 13.2 Documentation Support. 29 8.4 Thermal Information. 5 13.2 Documentation Support. 29 8.5 Electrical Characteristics. 6 13.4 文持资源 29 8.6 Typical Characteristics. 8 13.5 Trademarks. 30 9 Detailed Description. 9 13.6 静电放电警告. 30 9.1 Overview. 9 13.6 静电放电警告. 30 9.2 Functional Block Diagram. 9 13.7 未语表. 30 9.2 Functional Block Diagram. 9 14 Mechanical, Packaging, and Orderable Information. 30 9.3 Feature Description. 10 Page • 更新了整个文档中的表格、图和交叉参考的编号格式。 15 Changes from Revision B (September 2019) to Revision C (June 2020) Page • Added device comparison. 30 Changed 1x 22 µF to 2x 22 µF. 19 • Changed Part Number from TPS63802RMW to TPS63802DLA 20 • Change MODE from High to Low in Application Curves 20 • Deleted layout guideline to separate AGND and PGND 20 • Changed Use a common-power GND, but connect AGND and PGND through via at a different layer. to Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC. 28 Changes from Revision A (January 2019) to Revision B (September 2019)			12.2 Layout Example	28
8.2 ESD Ratings. 5 13.1 Device Support. 29 8.3 Recommended Operating Conditions. 5 13.2 Documentation Support. 29 8.4 Thermal Information. 5 13.3 接收文档更新通知. 29 8.5 Electrical Characteristics. 6 13.4 支持资源. 29 8.6 Typical Characteristics. 8 13.5 Trademarks. 30 9 Detailed Description. 9 13.6 静电放电警告. 30 9.1 Overview. 9 13.7 术语表. 30 9.2 Functional Block Diagram. 9 13.7 术语表. 30 9.2 Functional Block Diagram. 9 14 Mechanical, Packaging, and Orderable 19.3 Feature Description. 10 Information. 30 14 Mechanical, Packaging and Orderable 19.3 Feature Description. 10 Information. 30 15 Page 15 Pag			13 Device and Documentation Support	29
8.3 Recommended Operating Conditions	•			
8.4 Thermal Information			13.2 Documentation Support	<mark>29</mark>
8.5 Electrical Characteristics			13.3 接收文档更新通知	29
9 Detailed Description			13.4 支持资源	<mark>29</mark>
9 Detailed Description			13.5 Trademarks	30
9.1 Overview			13.6 静电放电警告	30
9.2 Functional Block Diagram	•			
9.3 Feature Description			14 Mechanical, Packaging, and Orderable	
4 Revision History Changes from Revision C (June 2020) to Revision D (January 2021)  • 更新了整个文档中的表格、图和交叉参考的编号格式。  Changes from Revision B (September 2019) to Revision C (June 2020)  • Added device comparison  • Changed 1x 22 μF to 2x 22 μF			Information	30
<ul> <li>Added device comparison</li> <li>Changed 1x 22 μF to 2x 22 μF.</li> <li>Changed Part Number from TPS63802RMW to TPS63802DLA</li> <li>Change MODE from High to Low in Application Curves</li> <li>Deleted layout guideline to separate AGND and PGND</li> <li>Changed Use a common-power GND, but connect AGND and PGND through via at a different layer. to Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.</li> <li>Changes from Revision A (January 2019) to Revision B (September 2019)</li> </ul>	4 Revision History	D	(1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
<ul> <li>Added device comparison</li> <li>Changed 1x 22 μF to 2x 22 μF</li> <li>Changed Part Number from TPS63802RMW to TPS63802DLA</li> <li>Change MODE from High to Low in Application Curves</li> <li>Deleted layout guideline to separate AGND and PGND</li> <li>Changed Use a common-power GND, but connect AGND and PGND through via at a different layer. to Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.</li> <li>Changes from Revision A (January 2019) to Revision B (September 2019)</li> </ul>	Changes from Revision C (June 2020) to		· · · · · · · · · · · · · · · · · · ·	
<ul> <li>Changed 1x 22 µF to 2x 22 µF</li></ul>	Changes from Revision C (June 2020) to  更新了整个文档中的表格、图和交叉参考	的编号格式。	ion C / Irro 2020)	1
<ul> <li>Changed Part Number from TPS63802RMW to TPS63802DLA</li> <li>Change MODE from High to Low in Application Curves</li> <li>Deleted layout guideline to separate AGND and PGND</li> <li>Changed Use a common-power GND, but connect AGND and PGND through via at a different layer. to Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.</li> <li>Changes from Revision A (January 2019) to Revision B (September 2019)</li> </ul>	Changes from Revision C (June 2020) to  更新了整个文档中的表格、图和交叉参考 Changes from Revision B (September 20	的编号格式。 19) to Revis	ion C (June 2020)	1 Page
<ul> <li>Change MODE from High to Low in Application Curves</li></ul>	Changes from Revision C (June 2020) to  • 更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 20  • Added device comparison	的编号格式。 19) to Revis	ion C (June 2020)	Page
<ul> <li>Deleted layout guideline to separate AGND and PGND</li></ul>	Changes from Revision C (June 2020) to  • 更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 2022)  • Added device comparison	的编号格式。 19) to Revis	ion C (June 2020)	Page3
<ul> <li>Changed Use a common-power GND, but connect AGND and PGND through via at a different layer. to Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC</li></ul>	Changes from Revision C (June 2020) to  • 更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 20  • Added device comparison	的编号格式。 19) to Revis  MW to TPS6	ion C (June 2020)	Page31920
common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC	Changes from Revision C (June 2020) to  • 更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 2021)  • Added device comparison	的编号格式。 19) to Revis  MW to TPS6 ication Curv	Sion C (June 2020) Signature 2020) Signature 2020	Page3192020
ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC	Changes from Revision C (June 2020) to  • 更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 20  • Added device comparison	的编号格式。 19) to Revis  MW to TPSe ication Curve ND and PGN	Sion C (June 2020)  S3802DLA  SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS	Page319202028
	Changes from Revision C (June 2020) to  更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 20  Added device comparison	的编号格式。 19) to Revis  MW to TPSe ication Curve ID and PGN at connect A	Sion C (June 2020) Signal Control Cont	Page319202028 ver. to Use a
	Changes from Revision C (June 2020) to  更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 20  Added device comparison	的编号格式。 19) to Revis MW to TPSe ication Curve ND and PGN at connect A and a differe	ion C (June 2020)  63802DLA  es  ID  GND and PGND through via at a different lay nt one for control ground to minimize the effe	Page3192028 ver. to Use a sects of
• 将器件状态从 <i>预告信息</i> 更改为 <i>量产数据</i> 1	Changes from Revision C (June 2020) to  更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 2022)  Added device comparison	的编号格式。  19) to Revis  19) to Revis  MW to TPSo  ication Curve  ND and PGN  ut connect A  and a differe les at any pla	ion C (June 2020)  63802DLA  es  ID  GND and PGND through via at a different lay nt one for control ground to minimize the effect ace close to one of the ground pins of the IC.	Page
<ul><li>更改了封装组名称</li></ul>	Changes from Revision C (June 2020) to  更新了整个文档中的表格、图和交叉参考  Changes from Revision B (September 20  Added device comparison	的编号格式。 19) to Revis  MW to TPSe ication Curve ND and PGN ut connect A and a differe les at any pla  to Revision	Sion C (June 2020)  Sign C	Page

Added related documentation ......29

Product Folder Links: TPS63802



# **5 Description (continued)**

The TPS63802 comes in a 1.4 mm x 2.3 mm thermally enhanced HotRod $^{\text{TM}}$  dual flat no-lead (DFN) package. With the tiny bill-off material, the solution size can be small.

# **6 Device Comparison Table**

PART NUMBER	OUTPUT VOLTAGE	I <sub>(Q;VIN)</sub> (TYP.)	C <sub>(O,EFF)</sub> (MIN.)	SWITCH CURRENT LIMIT BOOST (MIN.)	PACKAGE	
TPS63802	Adjustable	11 µA	7 μF	4 A	VSON	
SIMILAR TI PAR	SIMILAR TI PARTS					
TPS63805	Adjustable	11 µA	7 μF	4 A	WCSP	
TPS63810 TPS63811	fixed: 3.3 V/3.45 V or I <sup>2</sup> C programmable	15 µA	16 µF	5.2 A	WCSP	

Copyright © 2021 Texas Instruments Incorporated



# 7 Pin Configuration and Functions




图 7-1. 10-Pin DLA Package (Top View)

表 7-1. Pin Functions

PIN		DESCRIPTION
NAME	NO.	BESONIF HON
EN	1	Device Enable input. Set HIGH to enable and LOW to disable. It must not be left floating.
MODE	2	PFM/PWM mode selection. Set LOW for power save mode, set HIGH for forced PWM mode. It must not be left floating.
AGND	3	Analog ground
FB	4	Voltage feedback sensing pin
PG	5	Power good indicator, open-drain output
VOUT	6	Power stage output
L2	7	Connection for inductor
GND	8	Power ground
L1	9	Connection for inductor
VIN	10	Supply voltage input

Product Folder Links: *TPS63802* 



## 8 Specifications

## 8.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	VIN, L1, L2, EN, MODE, VOUT, FB, PG	- 0.3	6	V
Voltage	L1, L2 (AC, less than 10 ns)	- 3	9	V
Operating junction temperatur	e, T <sub>J</sub>	- 40	150	°C
Storage temperature, T <sub>stg</sub>	storage temperature, T <sub>stg</sub>		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground pin.

### 8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	· · · · · · · · · · · · · · · · · · ·
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VI	Input voltage		1.3 <sup>(1)</sup>		5.5	V
Vo	Output voltage		1.8		5.2 <sup>(2)</sup>	V
Cı	Effective capacitance connected to V <sub>IN</sub>		4	5		μF
L	Effective inductance		0.37	0.47	0.57	μН
C	TDS62902 Effective conscitance connected to V	$1.8 \text{ V} \leqslant \text{V}_{\text{O}} \leqslant 2.3 \text{ V}$	10			μF
Co	TPS63802 Effective capacitance connected to V <sub>OUT</sub>	V <sub>O</sub> > 2.3 V	7	8.2		μF
T <sub>J</sub>	Operating junction temperature	Operating junction temperature	- 40		125	°C

- (1) Minimum startup voltage of  $V_1 > 1.8 \text{ V}$  until power good
- (2) V<sub>O</sub> margin for accuracy and load steps is considerd in absolut maximum ratings

### 8.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)(1)

		TPS63802	
	THERMAL METRIC	VSON	UNIT
		10 PINS	
R <sub>⊕JA</sub>	Junction-to-ambient thermal resistance	81.0	°C/W
R <sub>⊕ JC(top)</sub>	Junction-to-case (top) thermal resistance	36.4	°C/W
R <sub>⊕JB</sub>	Junction-to-board thermal resistance	23.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.9	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	23.5	°C/W
R <sub>⊕ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2021 Texas Instruments Incorporated



# **8.5 Electrical Characteristics**

 $V_{IN}$ = 1.8 V to 5.5 V,  $V_{OUT}$  = 1.8 V to 5.2 V ,  $T_J$ =  $-40^{\circ}$ C to +125 $^{\circ}$ C, typical values are at  $V_{IN}$ = 3.6 V,  $V_{OUT}$  = 3.3 V and  $T_J$ = 25 $^{\circ}$ C (unless otherwise noted)

	less otherwise noted)  PARAMETER	TEST CONDITI	ONS	RAINI	TVD	MAY	LINUT
	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
SUPPLY							
$V_{IN;LOAD}$	Minimum input voltage for full load, once started	I <sub>OUT</sub> = 2 A, VOUT = 3.3 V, T <sub>J</sub> = 25°0			2.3		V
$I_{Q;VIN}$	Quiescent current into VIN	TPS63802; $T_J = 25$ °C, $EN = V_{IN} = 3$ switching	$^{2}$ S63802; $T_{J}$ = 25 $^{\circ}$ C, EN = $V_{IN}$ = 3.6 V, $V_{OUT}$ = 3.3 V, not vitching		11		μА
I <sub>SD</sub>	Shutdown current into VIN	EN = low, -40°C $\leq$ T <sub>J</sub> $\leq$ 85°C, V <sub>IN</sub>	= 3.6 V, V <sub>OUT</sub> = 0 V		45	600	nA
UVLO	Undervoltage lockout threshold	V <sub>IN</sub> falling, VOUT ≥ 1.8 V, once sta	/ <sub>IN</sub> falling, VOUT ≥ 1.8 V, once started			1.29	V
UVLO	Undervoltage lockout threshold	V <sub>IN</sub> rising		1.6	1.7	1.79	V
T <sub>SD</sub>	Thermal shutdown	Temperature rising	perature rising		150		°C
T <sub>SD;HYST</sub>	Thermal shutdown hysteresis				20		°C
	ART, POWER GOOD						
T <sub>ramp</sub>	Soft-start, Current limit ramp time	$T_J = 25$ °C, $V_{IN} = 3.6$ V, $V_{OUT} = 3.3$ first switching to power good	V, I <sub>O</sub> = 3.5 A, time from		224		μs
T <sub>delay</sub>	Delay from EN-edge until rising V <sub>OUT</sub>	$T_J$ = 25°C, $V_{IN}$ = 3.6 V, $V_{OUT}$ = 3.3 until rising first switching	V, Delay from EN-edge		321		μs
LOGIC SIG	GNALS EN, MODE						
V <sub>THR;EN</sub>	Threshold Voltage rising for EN-Pin			1.07	1.1	1.13	V
$V_{THF;EN}$	Threshold Voltage falling for EN- Pin			0.97	1	1.03	V
V <sub>IH</sub>	High-level input voltage			1.2			V
V <sub>IL</sub>	Low-level input voltage					0.4	V
V <sub>PG;rising</sub>	D 0 111 1 11 11	VOUT rising, referenced to VOUT n	ominal		95		%
V <sub>PG;falling</sub>	Power Good threshold voltage	VOUT falling, referenced to VOUT r	VOUT falling, referenced to VOUT nominal		90		%
V <sub>PG;Low</sub>	Power Good low-level output voltage	I <sub>SINK</sub> = 1 mA				0.4	V
t <sub>PG;delay</sub>	Power Good delay time	V <sub>FB</sub> falling			14		μs
I <sub>lkg</sub>	Input leakage current				0.01	0.2	μA
OUTPUT							
I <sub>SD</sub>	Shutdown current into VOUT	EN = low, -40°C $\leq$ T <sub>J</sub> $\leq$ 85°C, V <sub>IN</sub>	= 3.6 V, V <sub>OUT</sub> = 3.3 V		±0.5	±600	nA
V <sub>FB</sub>	Feedback Regulation Voltage				500		mV
V <sub>FB</sub>	Feedback Voltage accuracy	PWM mode		- 1		1	%
		V <sub>OUT</sub> rising		5.5	5.7	5.9	V
	Overvoltage Protection Threshold	V <sub>IN</sub> rising		5.5	5.7	5.9	V
I <sub>PWM/PFM</sub>	Peak Inductor Current to enter PFM-Mode	V <sub>IN</sub> = 3.6 V; V <sub>OUT</sub> = 3.3 V			1.06		Α
I <sub>FB</sub>	Feedback Input Bias Current	V <sub>FB</sub> = 500 mV			5	100	nA
	Peak Current Limit, Boost Mode			4	5	5.75	Α
I <sub>PK</sub>	Peak Current Limit, Buck-Boost Mode	TPS63802; V <sub>IN</sub> ≥ 2.5 V			5		Α
	Peak Current Limit, Buck Mode				3.8		Α
I <sub>PK;Reverse</sub>	Peak Current Limit for Reverse Operation	V <sub>I</sub> = 5 V, V <sub>O</sub> = 3.3 V			- 0.9		Α
Buck R <sub>DS;ON</sub>	High-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L2)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		47		mΩ
	Low-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L2)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		30		mΩ
Boost	High-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L1)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		43		mΩ
R <sub>DS;ON</sub>	Low-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L1)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		18		mΩ
	1	1					


Product Folder Links: TPS63802

 $V_{IN}$ = 1.8 V to 5.5 V,  $V_{OUT}$  = 1.8 V to 5.2 V ,  $T_J$ =  $-40^{\circ}$ C to +125 $^{\circ}$ C, typical values are at  $V_{IN}$ = 3.6 V,  $V_{OUT}$  = 3.3 V and  $T_J$ = 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Inductor Switching Frequency, Boost Mode	$V_{\text{IN}}$ = 2.3V, $V_{\text{OUT}}$ = 3.3V, no Load, MODE = HIGH, $T_{\text{J}}$ = 25°C		2.1		MHz
f <sub>SW</sub>	Inductor Switching Frequency, Buck-Boost Mode	$V_{\rm IN}$ = 3.3V, $V_{\rm OUT}$ = 3.3V, no Load, MODE = HIGH, $T_{\rm J}$ = 25°C		1.4		MHz
	Inductor Switching Frequency, Buck Mode	$V_{IN}$ = 4.3, $V_{OUT}$ = 3.3V, no Load, MODE = HIGH, $T_J$ = 25°C		1.6		MHz
	Line regulation	V <sub>IN</sub> = 2.4 V to 5.5 V, V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 2 A		0.3		%
	Load regulation	$V_{IN}$ = 3.6 V, $V_{OUT}$ = 3.3V, $I_{OUT}$ = 0 A to 2 A, forced-PWM mode		0.1		%



## 8.6 Typical Characteristics






图 8-2. Shutdown Current vs. Temperature

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated

## 9 Detailed Description

### 9.1 Overview

The TPS63802 buck-boost converter uses four internal switches to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output load range. To regulate the output voltage at all possible input voltage conditions, the device automatically transitions between buck, buck-boost, and boost operation as required by the operating conditions. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. When the input voltage is close to the output voltage, it operates in a 3-cycle buck-boost operation. In this mode, all four switches are active (see # 9.4.1.3). The RMS current through the switches and the inductor is kept at a minimum to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep high efficiency over the complete input voltage range. The device provides a seamless transition between all modes.

### 9.2 Functional Block Diagram



Copyright © 2021 Texas Instruments Incorporated

### 9.3 Feature Description

### 9.3.1 Control Loop Description

The TPS63802 uses a peak current mode control architecture. It has an inner current loop where it measures the peak current of the boost high-side MOSFET and compares it to a reference current. This current is the output of the outer voltage loop. It measures the output voltage via the FB-pin and compares it with the internal voltage reference. That means, the outer voltage loop measures the voltage error  $(V_{REF}-V_{FB})$ , and transforms it into the system current demand  $(I_{REF})$  for the inner current loop.

§ 9-1 shows the simplified schematic of the control loop. The error amplifier and the type-2 compensation represent the voltage loop. The voltage output is converted into the reference current IREF and fed into the current comparator.

The scheme shows the skip-comparator handling the power-save mode (PFM) to achieve high efficiency at light loads. See # 9.4.2 for further details.




图 9-1. Control Loop Architecture Scheme

### 9.3.2 Precise Device Enable: Threshold- or Delayed Enable

The enable-pin is a digital input to enable or disable the device by applying a high or low level. The device enters shutdown when EN is set low. In addition, this input features a precise threshold and can be used as a comparator that enables and disables the part at a defined threshold. This allows you to drive the state by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. The enable pin can also be used with an external voltage divider to set a user-defined minimum supply voltage. For proper operation, the EN pin must be terminated and must not be left floating.




图 9-2. Circuit Example for How to Use the Precise Device Enable Feature

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

### 9.3.3 Mode Selection (PFM/PWM)

The mode-pin is a digital input to enable the automatic PWM/PFM mode that features the highest efficiency by allowing pulse-frequency-modulation for lower output currents. This mode is enabled by applying a low level. The device can be forced in PWM operation regardless of the output current to achieve minimum output ripple by applying a high level. This pin must not be left floating.

### 9.3.4 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. It activates the device once the input voltage  $(V_I)$  has increased the  $UVLO_{rising}$  value. Once active, the device allows operation down to even smaller input voltages, which is determined by the  $UVLO_{falling}$ . This behavior requires  $V_O$  to be higher than the minimum value of 1.8 V.




图 9-3. Rising and Falling Undervoltage Lockout Behavior

#### 9.3.5 Soft Start

To minimize inrush current and output voltage overshoot during start-up, the device features a controlled soft start-up. After the device is enabled, the device starts all internal reference and control circuits within the enable delay time,  $T_{delay}$ . After that, the maximum switch current limit rises monotonically from 0 mA to the current limit. The loop stops switching once  $V_0$  is reached. This allows a quick output voltage ramp for small capacitors at the output. The bigger the output capacitor, the longer it takes to settle  $V_0$ . A potential load during start-up will lengthen the duration of the output voltage ramp as well. The gradual ramp of the current limit allows a small inrush current for no-load conditions, as well as the possibility to start into high loads at start-up.

The converter can start-up into pre-biased loads by a forced operation in PFM during the soft-start until the first switching cycle request from the output voltage control loop.

Copyright © 2021 Texas Instruments Incorporated




图 9-4. Device Start-up Scheme

### 9.3.6 Adjustable Output Voltage

The device's output voltage is adjusted by applying an external resistive divider between  $V_O$ , the FB-pin, and GND. This allows you to program the output voltage in the recommended range. The divider must provide a low-side resistor of less than 100 k  $\Omega$ . The high-side resistor is chosen accordingly.

### 9.3.7 Overtemperature Protection - Thermal Shutdown

The device has a built-in temperature sensor which monitors the junction temperature. If the temperature exceeds the threshold, the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at junction temperatures at the overtemperature threshold.

### 9.3.8 Input Overvoltage - Reverse-Boost Protection (IVP)

The TPS63802 can operate in reverse mode where the device transfers energy from the output back to the input. If the source is not able to sink the revers current, the negative current builds up a charge to the input capacitance and  $V_{IN}$  rises. To protect the device and other components from that scenario, the device features an input voltage protection (IVP) for reverse boost operation. Once the input voltage is above the threshold, the converter forces PFM mode and the negative current operation is interrupted.

The PG signal goes low to indicate that behavior.

### 9.3.9 Output Overvoltage Protection (OVP)

In case of a broken feedback-path connection, the device can loose  $V_{\rm O}$  information and is not able to regulate. To avoid an uncontrolled boosting of  $V_{\rm O}$ , the TPS63802 features output overvoltage protection. It measures the voltage on the VOUT pin and stops switching when  $V_{\rm O}$  is greater than the threshold to avoid harm to the converter and other components.

#### 9.3.10 Power-Good Indicator

The power good goes high-impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. This feature also indicates overvoltage and device shutdown cases as shown in 表 9-1. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power-good output requires a pullup resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used to sequence multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

TEXAS INSTRUMENTS
www.ti.com.cn

表 9-1.	<b>Power-Good</b>	Indicator	Truth	Table
1C J-1.	I OWGI-GOOG	mucator	HUMUI	IUDIC

		PG LOGIC STATUS			
EN	V <sub>o</sub>	V <sub>I</sub>	OVP	IVP	FG LOGIC STATUS
Х	< 1.8 V	< UVLO_R	X	Х	Undefined
LOW	X	> UVLO_F	Х	Х	LOW
HIGH	V <sub>O</sub> < 0.9 × target-V <sub>O</sub>	> 1.3V	X	Х	LOW
HIGH	X	> UVLO_F	HIGH	Х	LOW
HIGH	X	> UVLO_F	X	HIGH	LOW
HIGH	V <sub>O</sub> > 0.95 × target-V <sub>O</sub>	> UVLO_F	LOW	LOW	HIGH Z

### 9.4 Device Functional Modes

### 9.4.1 Peak-Current Mode Architecture

The TPS63802 is based on a peak-current mode architecture. The error amplifier provides a peak-current target (voltage that is translated into an equivalent current, see \( \begin{align\*} \text{9-1} \), based on the current demand from the voltage loop. This target is compared to the actual inductor current during the ON-time. The ON-time is ended once the inductor current is equal to the current target and OFF-time is initiated. The OFF-time is calculated by the control and a function of  $V_I$  and  $V_O$ .




图 9-5. Peak-Current Architecture Operation

### 9.4.1.1 Reverse Current Operation, Negative Current

When the TPS63802 is forced to PWM operation (MODE = HIGH), the device current can flow in reverse direction. This happens by the negative current capability of the TPS63802 . The error amplifier provides a peakcurrent target (voltage that is translated into an equivalent current, see \( \begin{align\*} \begin{align\*} 9-1 \), even if the target has a negative value. The maximum average current is even more negative than the peak current.




图 9-6. Peak-Current Operation, Reverse Current

### 9.4.1.2 Boost Operation

When  $V_I$  is smaller than  $V_O$  (and the voltages are not close enough to trigger buck-boost operation), the TPS63802 operates in boost mode where the boost high-side and low-side switches are active. The buck high-side switch is always turned on and the buck low-side switch is always turned off. This lets the TPS63802 operate as a classical boost converter.




图 9-7. Peak-Current Boost Operation

### 9.4.1.3 Buck-Boost Operation

When  $V_I$  is close to  $V_O$ , the TPS63802 operates in buck-boost mode where all switches are active and the device repeats 3-cycles:

- T<sub>ON</sub>: Boost-charge phase where boost low-side and buck high-side are closed and the inductor current is built
  up
- T<sub>OFF</sub>: Buck discharge phase where boost high-side and buck low-side are closed and the inductor is discharged
- T<sub>COM</sub>: V<sub>I</sub> connected to V<sub>O</sub> where all high-side switches are closed and the input is connected to the output




图 9-8. Peak-Current Buck-Boost Operation

## 9.4.1.4 Buck Operation

When  $V_I$  is greater than  $V_O$  (and the voltages are not close enough to trigger buck-boost operation), the TPS63802 operates in buck mode where the buck high-side and low-side switches are active. The boost high-side switch is always turned on and the boost low-side switch is always turned off. This lets the TPS63802 operate as a classical buck converter.




图 9-9. Peak-Current Buck Operation

### 9.4.2 Power Save Mode Operation

Besides continuos conduction mode (PWM), the TPS63802 features power safe mode (PFM) operation to achieve high efficiency at light load currents. This is implemented by pausing the switching operation, depending on the load current.

The skip comparator manages the switching or pause operation. It compares the current demand signal from the voltage loop,  $I_{REF}$ , with the skip threshold,  $I_{SKIP}$ , as shown in  $\begin{tabular}{l} \end{tabular} 9-1$ . If the current demand is lower than the skip value, the comparator pauses switching operation. If the current demand goes higher (due to falling  $V_O$ ), the comparator activates the current loop and allows switching according to the loop behavior. Whenever the current loop has risen  $V_O$  by bringing charge to the output, the voltage loop output,  $I_{REF}$  (respectively  $V_{EA}$ ), decreases. When  $I_{REF}$  falls below  $I_{SKIP}$ -hysteresis, it automatically pauses again.






图 9-10. Power Safe Mode Operation Curves

## 9.4.2.1 Current Limit Operation

To limit current and protect the device and application, the maximum peak inductor current is limited internally on the IC. It is measured at the buck high-side switch which turns into an input current detection. To provide a certain load current across all operation modes, the boost and buck-boost peak current limit is higher than in buck mode. It limits the input current and allows no further increase of the delivered current. When using the device in this mode, it behaves similar to a current source.

The current limit depends on the operation mode (buck, buck-boost, or boost mode).

## 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 10.1 Application Information

The TPS63802 is a high efficiency, low quiescent current, non-inverting buck-boost converter, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage.

## 10.2 Typical Application




图 10-1. 3.3 V<sub>OUT</sub> Typical Application

#### 10.2.1 Design Requirements

The design guideline provides a component selection to operate the device within ₹ 10-1.

表 10-1 shows the list of components for the application characteristic curves.

表 10-1. Matrix of Output	Capacitor and	I Inductor (	Combinations
--------------------------	---------------	--------------	--------------

NOMINAL	NOMINAL OUTPUT CAPACITOR VALUE [μF] <sup>(2)</sup>								
INDUCTOR VALUE [µH] <sup>(1)</sup>	10	22	47	66	100				
0.47	-	+ (3)	+	+	+				

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and 30%.
- (2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) TPS63802 typical application. Other check marks indicate possible filter combinations.

### 10.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, # 8.1 outlines minimum and maximum values for inductance and capacitance. Take tolerance and derating into account when selecting nominal inductance and capacitance.

### 10.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63802 device with the WEBENCH® Power Designer.

Copyright © 2021 Texas Instruments Incorporated

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 10.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- · Inductor ripple current
- · Output voltage ripple
- · Transition point into power save mode
- Efficiency

See 表 10-2 for typical inductors.

For high efficiencies, the inductor must have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced, mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady-state operation is calculated using  $\mathcal{F}$  2. Only the equation which defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (1)

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(2)

where

- D = Duty Cycle in Boost mode
- f = Converter switching frequency
- L = Inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

#### Note

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using 方程式 2. 表 10-2 lists the possible inductors.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Instruments

#### 表 10-2. List of Recommended Inductors

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (LxWxH mm)
0.47	5.4	7.6	XFL4015-471ME	Coilcraft	4 x 4 x 2
0.47	5.5	26	DFE201612E	Toko	2.0 x 1.6 x 1.2

(1) See Third-party Products Disclaimer.

#### 10.2.2.3 Output Capacitor Selection

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended nominal output capacitor value is a single 22 µF for all programmed output voltages ≤ 3.6 V. Above that voltage, 2x 22 µF capacitors are recommended.

It is important that the effective capacitance is given according to the recommended value in #8.3. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a trade-off between size and transient behavior since higher capacitance reduces transient response overshoot and undershoot and increases transient response time. 表 10-3 lists possible output capacitors.

There is no upper limit for the output capacitance value.

表 10-3. List of Recommended Capacitors<sup>(1)</sup>

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)
22	6.3	10	GRM187R61A226ME15	Murata	0603 (1608)
22	10	40	GRM188R61A226ME15	Murata	0603 (1608)
22	10	10	GRM187R60J226ME15	Murata	0603 (1608)
47	6.3	43	GRM188R60J476ME15	Murata	0603 (1608)
47	6.3	43	GRM219R60J476ME44	Murata	0805 (2012)

<sup>(1)</sup> See Third-party Products Disclaimer.

#### 10.2.2.4 Input Capacitor Selection

A 10 µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63802 converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

表 10-4. List of Recommended Capacitors<sup>(1)</sup>

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
10	6.3	10	GRM188R60J106ME84	Murata	0603 (1608)
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)

#### 10.2.2.5 Setting The Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal. The low-side resistor R2 (between FB and GND) must not exceed 100 kΩ. The high-side resistor (between FB and VOUT) R1 is calculated by 方程式 3.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (3)

Copyright © 2021 Texas Instruments Incorporated



### where

• V<sub>FB</sub> = 500 mV

## 表 10-5. Resistor Selection for Typ. Voltages

V <sub>0</sub> [V]	R1 [kΩ]	R2 [k Ω]
2.5	365	91
3.3	511	91
3.6	562	91
5	806	91

## 10.2.3 Application Curves

# 表 10-6. Components for Application Characteristic Curves (1)

REFERENCE	DESCRIPTION	PART NUMBER	MANUFACTURER	COMMENT
	TPS63802 2 A Buck-Boost Converter (2 mm x 3 mm QFN)	TPS63802DLA	Texas Instruments	
L1	0.47 $\mu$ H, 4 mm x 4 mm x 1.5 mm, 5.4 A, 7.6 m $\Omega$	XFL4015-471ME	Coilcraft	
C1	10 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J106ME84	Murata	
C2	1x 22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J226MEA0	Murata	$V_{O} \leqslant 3.6 \text{ V}$
C2	2x 22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J226MEA0	Murata	V <sub>O</sub> > 3.6 V
R1	511 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 3.3 V
R1	562 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 3.6 V
R1	806 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 5 V
R2	91 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	
R3	100 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	

<sup>(1)</sup> See Third-party Products Disclaimer.


Product Folder Links: TPS63802




表 10-7. Typical Characteristics Curves


PARAMETER	CONDITIONS	FIGURE
Output Current Capability		
Typical Output Current Capability versus Input Voltage	V <sub>O</sub> = 3.3 V	图 10-2
Switching Frequency		
Typical Inductor Switching Frequency versus Input Voltage	I <sub>O</sub> = 0 A, MODE = High	图 10-3
Typical Inductor Burst Frequency versus Output Current	V <sub>O</sub> = 3.3 V	图 10-4
Efficiency		
Efficiency versus Output Current (PFM/PWM)	V <sub>I</sub> = 2.5 V to 4.2 V, V <sub>O</sub> = 3.3 V, MODE = Low	图 10-5
Efficiency versus Output Current (PWM only)	V <sub>I</sub> = 2.5 V to 4.2 V, V <sub>O</sub> = 3.3 V, MODE = High	图 10-6
Efficiency versus Output Current (PFM/PWM)	V <sub>I</sub> = 1.8 V to 5 V, V <sub>O</sub> = 3.3 V, MODE = Low	图 10-7
Efficiency versus Output Current (PWM only)	V <sub>I</sub> = 1.8 V to 5 V, V <sub>O</sub> = 3.3 V, MODE = High	图 10-8
Efficiency versus. Input Voltage (PFM/PWM)	V <sub>O</sub> = 3.3 V, MODE = Low	图 10-9
Efficiency versus Input Voltage (PWM only)	I <sub>O</sub> = 1 A, MODE = High	图 10-10
Regulation Accuracy		
Load Regulation, PWM Operation	V <sub>O</sub> = 3.3 V, MODE = High	图 10-11
Load Regulation, PFM/PWM Operation	V <sub>O</sub> = 3.3 V, MODE = Low	图 10-12
Line Regulation, PWM Operation	I <sub>O</sub> = 1 A, MODE = High	图 10-13
Line Regulation, PFM/PWM Operation	I <sub>O</sub> = 1 A, MODE = Low	图 10-14
Switching Waveforms		
Switching Waveforms, PFM Boost Operation	V <sub>I</sub> = 2.3 V, V <sub>O</sub> = 3.3 V, MODE = Low	图 10-15
Switching Waveforms, PFM Buck-Boost Operation	V <sub>I</sub> = 3.3 V, V <sub>O</sub> = 3.3 V, MODE = Low	图 10-16
Switching Waveforms, PFM Buck Operation	V <sub>I</sub> = 4.3 V, V <sub>O</sub> = 3.3 V, MODE = Low	图 10-17
Switching Waveforms, PWM Boost Operation	V <sub>I</sub> = 2.3 V, V <sub>O</sub> = 3.3 V, MODE = High	图 10-18
Switching Waveforms, PWM Buck-Boost Operation	V <sub>I</sub> = 3.3 V, V <sub>O</sub> = 3.3 V, MODE = High	图 10-19
Switching Waveforms, PWM Buck Operation	V <sub>I</sub> = 4.3 V, V <sub>O</sub> = 3.3 V, MODE = High	图 10-20
Transient Performance		
Load Transient, PFM/PWM Boost Operation	$V_1$ = 2.5 V, $V_0$ = 3.3 V, Load = 100 mA to 1A, MODE = Low	图 10-21
Load Transient, PFM/PWM Buck-Boost Operation	$V_1 = 3.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{Load} = 100 \text{ mA to 1A, MODE} = \text{Low}$	图 10-22
Load Transient, PFM/PWM Buck Operation	V <sub>I</sub> = 4.2 V, V <sub>O</sub> = 3.3V, Load = 100 mA to 1A, MODE = Low	图 10-23
Load Transient, PWM Boost Operation	$V_1$ = 2.5 V, $V_0$ = 3.3 V, Load = 100 mA to 1A, MODE = High	图 10-24
Load Transient, PWM Buck-Boost Operation	$V_1$ = 3.3 V, $V_0$ = 3.3 V, Load = 100 mA to 1A, MODE = High	图 10-25
Load Transient, PWM Buck Operation	$V_1$ = 4.2 V, $V_0$ = 3.3 V, Load = 100 mA to 1A, MODE = High	图 10-26
Line Transient, PWM Operation	$V_{\rm I}$ = 2.3 V to 4.3 V, $V_{\rm O}$ = 3.3 V, Load = 0.5 A , MODE = Low	图 10-27
Line Transient, PWM Operation	$V_1$ = 2.3 V to 4.3 V, $V_0$ = 3.3 V, Load = 1 A , MODE = Low	图 10-28
Line Transient, PWM Operation	V <sub>I</sub> = 3 V to 3.6 V, V <sub>O</sub> = 3.3 V, Load = 0.5 A , MODE = Low	图 10-29
Start-up		
Start-up Behavior from Rising Enable, PFM Operation	V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, Load = 10 mA, MODE = Low	图 10-30
Start-up Behavior from Rising Enable, PWM Operation	V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, Load = 10 mA, MODE = High	图 10-31
















## 图 10-20. Switching Waveforms, PWM Buck Operation

MODE = Low




$$V_{I} = 2.5 \text{ V}, V_{O} = 3.3$$
  $I_{O} \text{ from 100 mA to}$   
 $V$   $I_{O} = 1.0 \text{ MODE} = 1.0 \text{ MODE}$ 

## 图 10-21. Load Transient, PFM/PWM Boost Operation




I<sub>O</sub> from 100 mA  $V_I$  = 3.3 V,  $V_O$  = 3.3 V to 1 A  $t_r$  = 1  $\mu$ s,  $t_f$ MODE = Low = 1 µs



IO from 100 mA  $V_I$  = 5 V,  $V_O$  = 3.3 Vto 1 A  $t_r$  = 1  $\mu$ s,  $t_f$ MODE = Low = 1 µs

## 图 10-22. Load Transient, PFM/PWM Buck-Boost Operation




 $V_{I}$  = 2.5 V,  $V_{O}$  = 3.3 V to 1 A  $t_{r}$  = 1  $\mu$ s,  $t_{f}$ MODE = High = 1 µs

I<sub>O</sub> from 100 mA

图 10-24. Load Transient, PWM Boost Operation

# 图 10-23. Load Transient, PFM/PWM Buck Operation



I<sub>O</sub> from 100 mA  $V_{I}$  = 3.3 V,  $V_{O}$  = 3.3 V to 1 A  $t_{r}$  = 1  $\mu$ s,  $t_{f}$ MODE = High = 1 µs

图 10-25. Load Transient, PWM Buck-Boost Operation






图 10-30. Start-up Behavior from Rising Enable,

**PFM Operation** 

图 10-31. Start-up Behavior from Rising Enable,

**PWM Operation** 



# 11 Power Supply Recommendations

The TPS63802 device family has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS63802.

Copyright © 2021 Texas Instruments Incorporated

## 12 Layout

## 12.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS63802 device.

- 1. Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route wide and direct traces to the input and output capacitor results in low trace resistance and low parasitic inductance.
- 2. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
- 3. Use separate traces for the supply voltage of the power stage and the supply voltage of the analog stage.
- 4. The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

## 12.2 Layout Example




图 12-1. TPS63802 Layout

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 13 Device and Documentation Support

## 13.1 Device Support

### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 13.1.2 Development Support

### QFN/SON Package FAQs

### 13.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63802 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 13.2 Documentation Support

#### 13.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Selecting a DC/DC Converter for Maximum Battery Life in Pulsed-Load Applications Application Report
- Texas Instruments, Selecting the Right DC/DC Converter for Maximum Battery Life Application Report
- Texas Instruments, Supercapacitor Backup Power Supply with TPS63802 Application Report
- Texas Instruments, Extend Battery Lifetime in Wireless Network Cameras and Video Doorbells Application Note
- Texas Instruments, Prevent Battery Overdischarge with Precise Threshold Enable Pin Application Note
- Texas Instruments, Using Non-Inverting Buck-Boost Converter for Voltage Stabilization Application Report
- Texas Instruments, Precise Delayed Start-up with Precise Threshold Enable-pin Application Note
- Texas Instruments, Buck-Boost Converters Solving Power Challenges in Optical Modules Application Note
- Texas Instruments, Improving Load Transient Response for Controlled Loads Application Report
- Texas Instruments, TPS63802EVM User's Guide
- Texas Instruments, HotRod QFN Package PCB Attachment Application Report

#### 13.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 13.4 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

Copyright © 2021 Texas Instruments Incorporated



链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 13.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 13.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 13.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS63802

www.ti.com 2-May-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS63802DLAR	Active	Production	VSON-HR (DLA)   10	3000   LARGE T&R	Yes	Call TI   Nipdau	Level-1-260C-UNLIM	-40 to 125	63802
TPS63802DLAT	Active	Production	VSON-HR (DLA)   10	250   SMALL T&R	Yes	Call TI   Nipdau	Level-1-260C-UNLIM	-40 to 125	63802

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Dec-2020


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63802DLAR	VSON- HR	DLA	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS63802DLAT	VSON- HR	DLA	10	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 1-Dec-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63802DLAR	VSON-HR	DLA	10	3000	182.0	182.0	20.0
TPS63802DLAT	VSON-HR	DLA	10	250	182.0	182.0	20.0

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司