







TPS40054, TPS40055, TPS40057

DECEMBER 2003 - REVISED JUNE 2022

TPS4005x 宽输入同步降压控制器

1 特性

- 推出的新产品
 - LM5145 宽输入电压和占空比范围 75V 同步降
 - LM5146 宽占空比范围 100V 同步直流/直流降压 控制器
- 输入工作电压: 8V 至 40V
- 输入电压前馈补偿
- 0.7V 内部基准电压, < 1%
- 固定频率高达 1MHz 的可编程电压模式控制器
- 用于高侧和同步 N 沟道 MOSFET 的内部栅极驱动
- 16 引脚 PowerPAD™ 封装 (R _{θ JC} = 2°C/W)
- 热关断
- 外部可同步
- 可编程高侧检测短路保护
- 可编程闭环软启动
- TPS40054 仅拉出电流
- TPS40055 可拉出和灌入电流
- TPS40057 可拉出和灌入电流且具有 Vo 预偏置

2 应用

- 电源模块
- 网络和电信
- 工业和服务器

3 说明

TPS4005x 系列器件是一种具有宽输入电压范围(8V 至 52V)的高电压同步降压控制器。TPS4005x 系列设 计高度灵活,提供多种用户可编程功能,包括软启动、 UVLO、工作频率、电压前馈、高侧电流限制和环路补


TPS4005x 采用电压前馈控制技术,在宽 (4:1) 输入电 压范围内提供出色线路调节功能,并快速响应输入线路 瞬变。输入可变且近似恒定的调制器增益简化了回路补 偿。外部可编程电流限制功能可提供逐脉冲电流限值, 同时使用内部故障计数器在过载持续时间较长的情况下 以断续模式运行。

新款产品 LM5145 和 LM5146 具有 BOM 成本低、效 率高、解决方案尺寸小等诸多特性。借助 LM5145 和 LM5146 开始 WEBENCH® 设计。

器件信息

	AA 11 1A 101	
器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS40054		
TPS40055	HTSSOP (16)	5.00mm × 4.40mm
TPS40057		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



Copyright © 2017, Texas Instruments Incorporated

简化版原理图

English Data Sheet: SLUS593



Table of Contents

1 特性 1	8.1 Application Information	17
2 应用	' '	
3 说明		
4 Revision History		<mark>2</mark> 9
5 Pin Configuration and Functions		29
6 Specifications4		29
6.1 Absolute Maximum Ratings4		31
6.2 Recommended Operating Conditions4	44 Davida a and Da arross and add an Orross and	33
6.3 Thermal Information4	44 4 5 ' 0 '	33
6.4 Electrical Characteristics	44.0.5	33
6.5 Typical Characteristics	D. B. J. Db - 2007 - 1	33
7 Detailed Description8	A A A A A A A A A A A A A A A A A A A	
7.1 Overview8		
		33
-		
	• • • • •	
8 Application and Implementation17		33
7.2 Functional Block Diagram	11.6 静电放电警告 11.7 术语表 12 Mechanical, Packaging, and Orderable	33 33

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision I (December 2014) to Revision J (June 2022)	Page
•	添加了 LM5145 和 LM5146 的特性项目符号	1
•	将所有旧术语实例更改为控制器	1
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Removed all TPS40055-Q1 references and third paragraph from † 8.2	21
•	Removed TPS40055-Q1, TPS40192, TPS40193, and TPS40200 references from 表 11-1 in Device Sup	port .
	33	


Changes from Revision H (July 2012) to Revision I (December 2014)

Page

Added Feature Description section, Device Functional Modes, Application and Implementation section,
Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section.



5 Pin Configuration and Functions



- A. For more information on the PWP package, refer to the PowerPADTM Thermally Enhanced Package application report.
- B. A PowerPAD heat slug must be connected to SGND (pin 5) or electrically isolated from all other pins.

图 5-1. 16-Pin PWP HTSSOP Package (Top View)

表 5-1. Pin Functions

PIN			DECORPTION
NAME	NO.	I/O	DESCRIPTION
BOOST	14	0	Gate drive voltage for the high side N-channel MOSFET. The BOOST voltage is 9 V greater than the SW voltage. Connect a 0.1-µF ceramic capacitor from this pin to the drain of the lower MOSFET.
BP5	3	0	5-V reference. Bypass this pin to ground with a 0.1-μF ceramic capacitor. This pin can be used with an external DC load of 1 mA or less.
BP10	11	0	10-V reference used for gate drive of the N-channel synchronous rectifier. Bypass this pin with a 1- μ F ceramic capacitor. This pin can be used with an external DC load of 1 mA or less.
COMP	8	0	Output of the error amplifier and input to the PWM comparator. A feedback network is connected from this pin to the VFB pin to compensate the overall loop. The COMP pin is internally clamped above the peak of the ramp to improve large signal transient response.
HDRV	13	0	Floating gate drive for the high-side N-channel MOSFET. This pin switches from BOOST (MOSFET on) to SW (MOSFET off).
ILIM	16	I	Current limit pin. Used to set the overcurrent threshold. An internal current sink from this pin to ground sets a voltage drop across an external resistor connected from this pin to VCC. The voltage on this pin is compared to the voltage drop (VIN - SW) across the high-side MOSFET during conduction.
KFF	1	I	A resistor is connected from this pin to VIN to program the amount of voltage feedforward and UVLO level. The current fed into this pin is internally divided and used to control the slope of the PWM ramp.
LDRV	10	0	Gate drive for the N-channel synchronous rectifier. This pin switches from BP10 (MOSFET on) to ground (MOSFET off).
PGND	9		Power ground reference for the device. There should be a low-impedance path from this pin to the source or sources of the lower MOSFET or MOSFETs.
RT	2	I	A resistor is connected from this pin to ground to set the internal oscillator and switching frequency.
SGND	5	_	Signal ground reference for the device
SS/SD	6	I	Soft-start programming and shutdown pin. A capacitor connected from this pin to ground programs the soft-start time. The capacitor is charged with an internal current source of 2.3 μ A. The resulting voltage ramp on the SS/SD pin is used as a second non-inverting input to the error amplifier. The output voltage begins to rise when $V_{SS/SD}$ is approximately 0.85 V. The output continues to rise and reaches regulation when $V_{SS/SD}$ is approximately 1.55 V. The controller is considered shut down when $V_{SS/SD}$ is 125 mV or less. The internal circuitry is enabled when $V_{SS/SD}$ is 210 mV or greater. When $V_{SS/SD}$ is less than approximately 0.85 V, the outputs cease switching and the output voltage (V_O) decays while the internal circuitry remains active.
sw	12	I	This pin is connected to the switched node of the converter and used for overcurrent sensing. The TPS40054 also uses this pin for zero current sensing.
SYNC	4	I	Synchronization input for the device. This pin can be used to synchronize the oscillator to an external controller frequency. If synchronization is not used, connect this pin to SGND.
VFB	7	I	Inverting input to the error amplifier. In normal operation, the voltage on this pin is equal to the internal reference voltage, 0.7 V.
VIN	15	I	Supply voltage for the device
		•	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted⁽¹⁾

			MIN	MAX	UNIT
		VFB, SS/SD, SYNC	- 0.3	6	
		VIN, SW	- 0.3	45	1
V _{IN}	V _{IN} Input voltage	SW, transient < 50 ns		- 2.5	V
		SW, transient < 50 ns, V _{VIN} < 14 V		- 5]
		KFF, with I _{IN(max)} = - 5 mA	- 0.3	11	
Vo	Output voltage	COMP, RT, SS/SD	- 0.3	6	mA
\ v 0	Output Voltage	KFF		5	
Io	Output current	RT		200	μА
T_{J}	Maximum junction	temperature ⁽²⁾		150	°C
TJ	Operating junction	n temperature	- 40	125	
T_{stg}	Storage temperat	ure range	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{IN}	Input voltage	8	40	V
T _A	Operating free-air temperature	- 40	85	°C

6.3 Thermal Information

		TPS4005x	
	THERMAL METRIC ⁽¹⁾	HTSSOP	UNIT
		16 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	38.3	°C/W
R _{θ JCtop}	Junction-to-case (top) thermal resistance	28	°C/W
R ₀ JB	Junction-to-board thermal resistance	9	°C/W
ψJT	Junction-to-top characterization parameter	0.4	°C/W
ψ ЈВ	Junction-to-board characterization parameter	8.9	°C/W
R _{θ JCbot}	Junction-to-case (bottom) thermal resistance	2.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Device may shut down at junction temperatures below 150°C.



6.4 Electrical Characteristics

 T_A = -40° C to 85°C, V_{IN} = 24 V_{dc} , R_T = 90.9 k Ω , I_{KFF} = 150 μ A, f_{SW} = 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

otherwise noted)	TEST COMPITIONS	MINI	TVD	MAY	LINUT
	TEST CONDITIONS	MIN	IYP	WAX	UNIT
		8		40	V
TING CURRENT					
Quiescent current	Output drivers not switching, $V_{FB} \geqslant 0.75$ V		1.5	3	mA
Output voltage	$I_0 \leqslant 1 \text{ mA}$	4.7	5	5.2	V
ATOR/RAMP GENERATOR					
Accuracy	$8 \text{ V} \leqslant \text{V}_{\text{IN}} \leqslant 40 \text{ V}$	470	520	570	kHz
PWM ramp voltage ⁽¹⁾	V _{PEAK} - V _{VAL}	·	2		
High-level input voltage, SYNC		2			V
Low-level input voltage, SYNC				0.8	V
Input current, SYNC			5	10	μA
Pulse width, SYNC		50			ns
RT voltage		2.38	2.5	2.58	V
	V_{FB} = 0 V, $f_{SW} \le 500 \text{ kHz}$	85%		94%	
Maximum duty cycle		80%			
Minimum duty cycle				0%	
Feed-forward voltage		3.35	3.48	3.65	V
		20		1100	μA
TART					
Soft-start source current		1.65	2.35	2.95	μA
Soft-start clamp voltage			3.7		V
Discharge time	C _{SS/SD} = 220 pF	1.6	2.2	2.8	
Soft-start time	$C_{SS/SD}$ = 220 pF, 0 V \leq $V_{SS/SD} \leq$ 1.6 V	115	150	215	μs
Output voltage	I _O ≤ 1 mA	9	9.6	10.3	V
	0				
	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 40 \text{ V. T}_{\text{A}} = 25^{\circ}\text{C}$	0.698	0.7	0.704	
Feedback input voltage	111	0.693	0.7		V
, 3					
Gain bandwidth ⁽¹⁾				2.7.19	MHz
					dB
			4		mA
·	ISOURCE = 500 µA				
				0.35	V
<u> </u>					nA
	PARAMETER SUPPLY Input voltage range, VIN TING CURRENT Quiescent current Output voltage ATOR/RAMP GENERATOR Accuracy PWM ramp voltage(1) High-level input voltage, SYNC Low-level input voltage, SYNC Input current, SYNC Pulse width, SYNC RT voltage Maximum duty cycle Minimum duty cycle Feed-forward voltage Feedforward current operating range(1) (2) TART Soft-start source current Soft-start clamp voltage Discharge time	PARAMETER TEST CONDITIONS SUPPLY Input voltage range, VIN Output drivers not switching, VFB ≥ 0.75 TING CURRENT Quiescent current Output drivers not switching, VFB ≥ 0.75 Output voltage Io ≤ 1 mA ATOR/RAMP GENERATOR Accuracy 8 V ≤ VIN ≤ 40 V PWM ramp voltage (1) VPEAK - VVAL High-level input voltage, SYNC Public width, SYNC Pulse width, SYNC Pulse width, SYNC Pulse width, SYNC Pulse ov, fsw ≤ 500 kHz RT voltage VFB = 0 V, fsw ≤ 500 kHz Maximum duty cycle VFB > 0.75 V Feed-forward voltage VFB > 0.75 V Feed-forward voltage Peed-forward current operating range(1) (2) TART Soft-start source current Soft-start clamp voltage Css/ssp = 220 pF Discharge time Css/ssp = 220 pF V Sys/ssp ≤ 1.6 V Output voltage B V ≤ VIN ≤ 40 V, TA = 25°C B V ≤ VIN ≤ 40 V, TA = 25°C B V ≤ VIN ≤ 40 V, TA ≤ 85°C B V ≤ VIN ≤ 40 V, TA ≤ 85°C B V ≤ VIN ≤ 40 V, TA ≤ 85°C B V ≤ VIN ≤ 40 V, TA ≤ 85°C B V	PARAMETER TEST CONDITIONS MIN SUPPLY Input voltage range, VIN 8 TING CURRENT Quiescent current Output drivers not switching, VFB ≥ 0.75 ACDURAND Volument of the property of the pr	PARAMETER TEST CONDITIONS MIN TYP	PARAMETER TEST CONDITIONS MIN TYP MAX SUPPLY Tingot Voltage range, VIN 8 40 TING CURRENT Culsescent current Output drivers not switching, VFB ≥ 0.75 1.5 3 Output voltage I₀ ≤ 1 mA 4.7 5 5.2 ATOR/RAMP GENERATOR Accuracy 8 V ≤ V _{IN} ≤ 40 V 470 520 570 PWM ramp voltage(1) VFEAK ¬ V _{VAL} 2 2 High-level input voltage, SYNC 2 2 Low-level input voltage, SYNC 5 10 Pulse width, SYNC 5 10 Pulse width, SYNC 50 5 RT voltage 2.38 2.5 2.58 Maximum duty cycle VFB = 0 V, f _{SW} ≤ 500 kHz 85% 94% VFB = 0 V, f _{SW} ≤ 500 kHz 85% 94% VFB = 0 V, f _{SW} ≤ 500 kHz 85% 94% Maximum duty cycle VFB ≥ 0.75 V 80% 94% Feed-forward voltage 3.35 3.48 3.65



 T_A = -40° C to 85°C, V_{IN} = 24 V_{dc} , R_T = 90.9 k Ω , I_{KFF} = 150 μ A, f_{SW} = 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRE	ENT LIMIT					
I _{SINK}	Current limit sink current		8.5	10	11.5	μΑ
	Drangation delay to autout	V _{ILIM} = 23.7 V, V _{SW} = (V _{ILIM} - 0.5 V)		300		
	Propagation delay to output	V _{ILIM} = 23.7 V, V _{SW} = (V _{ILIM} - 2 V)		200		ns
t _{ON}	Switch leading-edge blanking pulse time ⁽¹⁾		100			
t _{OFF}	Off time during a fault (soft-start cycle time)			7		cycles
		T _A = 25°C	- 90	- 70	- 50	
V_{OS}	Offset voltage SW versus ILIM	V_{ILIM} = 23.6 V, 0°C \leqslant T _A \leqslant 85°C	- 120		- 38	mV
		V_{ILIM} = 23.6 V, -40°C \leqslant T _A \leqslant 85°C	- 120		- 20	
OUTPL	JT DRIVER					
t _{LRISE}	Low-side driver rise time	C - 2220 "F		48	96	
t _{LFALL}	Low-side driver fall time	C _{LOAD} = 2200 pF		24	48	
t _{HRISE}	High-side driver rise time	C = 2200 = F (LIDD) (C)A()		48	96	ns
t _{HFALL}	High-side driver fall time	C _{LOAD} = 2200 pF (HDRV - SW)		36	72	
V _{OH}	High-level output voltage, HDRV	I _{HDRV} = -0.1 A (HDRV - SW)	V _{BOOST} - 1.5 V	V _{BOOST}		
V _{OL}	Low-level ouput voltage, HDRV	I _{HDRV} = 0.1 A (HDRV - SW)			0.75	
V _{OH}	High-level ouput voltage, LDRV	I _{LDRV} = -0.1 A	V _{BP10} - 1.4 V	V _{BP10} - 1 V		V
V _{OL}	Low-level output voltage, LDRV	I _{LDRV} = 0.1 A			0.5	
-	Minimum controllable pulse width			100	150	ns
SS/SD	SHUTDOWN		•			
V _{SD}	Shutdown threshold voltage	Outputs off	90	125	160	>/
V _{EN}	Device active threshold voltage		190	210	245	mV
BOOST	T REGULATOR	·			,	
V _{BOOST}	Output voltage	V _{IN} = 24 V	31.2	32.2	33.5	V
RECTIF	FIER ZERO CURRENT COMPARATOR (TPS	40054 ONLY)				
V _{SW}	Switch voltage	LDRV output OFF	- 10	- 5	0	mV
SW NO	DDE			,		
I _{LEAK}	Leakage current ⁽¹⁾ (out of pin)				25	μA
THERM	MAL SHUTDOWN	·				
	Shutdown temperature ⁽¹⁾			165		°C
T _{SD}	Hysteresis ⁽¹⁾			20		°C
UVLO		·				
V_{UVLO}	KFF programmable threshold voltage	R _{KFF} = 28.7 kΩ	6.95	7.5	7.95	
V_{DD}	UVLO, fixed		7.2	7.5	7.9	V

⁽¹⁾ Specified by design. Not production tested.

⁽²⁾ I_{KFF} increases with SYNC frequency, maximum duty cycle decreases with I_{KFF}.



6.5 Typical Characteristics




图 6-1. Switching Frequency vs Timing Resistance




图 6-2. Feed-Forward Impedance vs Switching Frequency




图 6-3. Undervoltage Lockout Threshold vs Hysteresis




图 6-4. Input Voltage vs BP5 Voltage




图 6-5. Input Voltage vs BP10 Voltage




7 Detailed Description

7.1 Overview

The TPS4005x family of synchronous buck controllers are designed to operate over a wide range of input voltages (8 V to 40 V). These devices offer a variety of user programmable functions such as the following:

- · Operating frequency
- Soft start
- Voltage feedforward
- · High-side current limit
- External loop compensation

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Setting the Switching Frequency (Programming the Clock Oscillator)

The TPS4005x has independent clock oscillator and ramp generator circuits. The clock oscillator serves as the controller clock to the ramp generator circuit. The switching frequency, f_{SW} in kHz, of the clock oscillator is set by a single resistor (R_T) to ground. The clock frequency is related to R_T , in k Ω by 1 and the relationship is charted in 6-1.

$$R_{T} = \left(\frac{1}{f_{SW} \times 17.82 \times 10^{-6}} - 17\right) k\Omega \tag{1}$$

7.3.2 Programming The Ramp Generator Circuit

The ramp generator circuit provides the actual ramp used by the PWM comparator. The ramp generator provides voltage feedforward control by varying the PWM ramp slope with line voltage, while maintaining a constant ramp

magnitude. Varying the PWM ramp directly with line voltage provides excellent response to line variations because the PWM does not have to wait for loop delays before changing the duty cycle (see § 7-1).




图 7-1. Voltage Feedforward Effect on PWM Duty Cycle

The PWM ramp must be faster than the controller clock frequency or the PWM is prevented from starting. The PWM ramp time is programmed through a single resistor (R_{KFF}) pulled up to VIN. R_{KFF} is related to R_{T} , and the minimum input voltage, $V_{IN(min)}$, through the following:

$$R_{KFF} = \left(V_{IN(min)} - V_{KFF}\right) \times \left(58.14 \times R_T + 1340\right) \Omega \tag{2}$$

where

- V_{IN(min)} is the ensured minimum start-up voltage (the actual start-up voltage is nominally about 10% lower at 25°C). V_{IN(min)} must be programmed equal to or greater than 8 V to ensure start-up and shutdown through the programmed UVLO through the KFF pin.
- R_T is the timing resistance in kΩ.
- V_{KFF} is the voltage at the KFF pin (typical value is 3.48 V).

The curve showing the R_{KFF} required for a given switching frequency, f_{SW}, and V_{UVLO} is shown in ⊠ 6-2.

For low-input voltage and high duty-cycle applications, the voltage feedforward can limit the duty cycle prematurely, but does not occur for most applications. The voltage control loop controls the duty cycle and regulates the output voltage. For more information on large duty cycle operation, refer to the *Effect of Programmable UVLO on Maximum Duty Cycle* application note.

7.3.3 UVLO Operation

The TPS4005x uses variable (user-programmable) UVLO protection. See the *Programming the Ramp Generator* section for more information on setting the UVLO voltage. The UVLO circuit holds the soft start low until the input voltage exceeds the user-programmable undervoltage threshold.

The TPS4005x uses the feedforward pin, KFF, as a user-programmable low-line UVLO detection. This variable low-line UVLO threshold compares the PWM ramp duration to the oscillator clock period. An undervoltage condition exists if the TPS4005x receives a clock pulse before the ramp has reached 90% of its full amplitude. The ramp duration is a function of the ramp slope, which is directly related to the current into the KFF pin. The KFF current is a function of the input voltage and the resistance from KFF to the input voltage. The KFF resistor can be referenced to the oscillator frequency as described in 方程式 2.

The programmable UVLO function uses a 3-bit counter to prevent spurious shutdowns or turn-ons due to spikes or fast line transients. When the counter reaches a total of seven counts in which the ramp duration is shorter

than the clock cycle, a power-good signal is asserted and a soft start initiated, and the upper and lower MOSFETS are turned off.

Once the soft start is initiated, the UVLO circuit must see a total count of seven cycles in which the ramp duration is longer than the clock cycle before an undervoltage condition is declared (see 3 7-2).




图 7-2. Undervoltage Lockout Operation

The tolerance on the UVLO set point also affects the maximum duty cycle achievable. If the UVLO starts the device at 10% below the nominal start-up voltage, the maximum duty cycle is reduced approximately 10% at the nominal start-up voltage.

The impedance of the input voltage can cause the input voltage, at the controller, to sag when the converter starts to operate and draw current from the input source. Therefore, there is voltage hysteresis that prevents nuisance shutdowns at the UVLO point. With R_T chosen to select the operating frequency and R_{KFF} chosen to select the start-up voltage, the approximate amount of hysteresis voltage is shown in 86-3.

Some applications can require an additional circuit to prevent false restarts at the UVLO voltage level. This applies to applications that have high impedance on the input voltage line or that have excessive ringing on the V_{IN} line. The input voltage impedance can cause the input voltage to sag enough at start-up to cause a UVLO shutdown and subsequent restart. Excessive ringing can also affect the voltage seen by the device and cause a UVLO shutdown and restart. A simple external circuit provides a selectable amount of hysteresis to prevent the nuisance UVLO shutdown.

Assuming a hysteresis current of 10% I_{KFF} , and the peak detector charges to 8 V and $V_{IN(min)}$ = 10 V, the value of R_A is calculated by 方程式 3 using a R_{KFF} = 71.5 k Ω .

$$R_{A} = \frac{R_{KFF} \times (8 - 3.48)}{0.1 \times \left(V_{IN(min)} - 3.48\right)} = 495 k\Omega = 499 k\Omega$$
(3)

 C_A is chosen to maintain the peak voltage between switching cycles to keep the capacitor charge from drooping 0.1 V (from 8 V to 7.9 V).

$$C_{A} = \frac{\left(8 - 3.48\right)}{\left(R_{A} \times 7.9 \times f_{SW}\right)} \tag{4}$$

The value of C_A can calculate to less than 10 pF, but some standard value up to 47 pF works adequately. The diode can be a small-signal switching diode or Schottky rated for more then 20 V. $\boxed{8}$ 7-3 shows a typical implementation using a small switching diode.

The tolerance on the UVLO set point also affects the maximum duty cycle achievable. If the UVLO starts the device at 10% below the nominal start-up voltage, the maximum duty cycle is reduced approximately 10% at the nominal start-up voltage.




图 7-3. Hysteresis for Programmable UVLO

7.3.4 BP5 and BP10 Internal Voltage Regulators

Start-up characteristics of the BP5 and BP10 regulators over different temperature ranges are shown in 🖺 6-4 and 🖺 6-5. Slight variations in the BP5 occurs dependent upon the switching frequency. Variation in the BP10 regulation characteristics is also based on the load presented by switching the external MOSFETs.

7.3.5 Programming Soft Start

The TPS4005x uses a closed-loop soft-start system to ensure a controlled ramp of the output during start-up. The reference voltage used for the start-up is derived in the following manner. A capacitor ($C_{SS/SD}$) is connected to the SS/SD pin. There is a ramped voltage generated at this pin by charging $C_{SS/SD}$ with a current source. A value of 0.85 V is subtracted from the voltage at the SS/SSD pin and is applied to a non-inverting input of the error amplifier. This is the effective soft-start ramp voltage, V_{SSRMP} . The error amplifier also has the 0.7-V reference (V_{FB}) voltage applied to a non-inverting input. The structure of the error amplifier input stage is such that the lower of V_{FB} or V_{SSRMP} becomes the dominant voltage that the error amplifier uses to regulate the FB pin. This provides a clean, closed-loop start-up while V_{SSRMP} is lower than V_{FB} and a precision reference regulated supply as V_{SSRMP} climbs above V_{FB} . To ensure a controlled ramp-up of the output voltage, the soft-start time must be greater than the L-C_O time constant as described in \mathcal{F} £3.

$$t_{START} \ge 2\pi \times \sqrt{L \times C_O}$$
 (seconds) (5)

where

t_{START} is the start-up ramp time in s.

There is a direct correlation between t_{START} and the input current required during start-up. The faster t_{START} , the higher the input current required during start-up. This relationship is described in more detail in the *Programming the Current Limit* section. The soft-start capacitance, $C_{SS/SD}$, is described in 方程式 6.

For applications in which the V_{IN} supply ramps up slowly (typically between 50 ms and 100 ms), it can be necessary to increase the soft-start time to between approximately 2 ms and 5 ms to prevent nuisance UVLO tripping. The soft-start time must be longer than the time that the V_{IN} supply transitions between 6 V and 7 V.

$$C_{SS/SD} = \left(\frac{I_{SS/SD}}{V_{FB}}\right) \times t_{START} (F)$$
(6)

where

- $I_{SS/SD}$ is the soft-start charge current (typical value is 2.35 μ A).
- V_{FB} is the feedback reference voltage (typical value is 0.7 V).

7.3.6 Programming Current Limit

The TPS4005x uses a two-tier approach for overcurrent protection. The first tier is a pulse-by-pulse protection scheme. Current limit is implemented on the high-side MOSFET by sensing the voltage drop across the MOSFET when the gate is driven high. The MOSFET voltage is compared to the voltage dropped across a resistor connected from VIN pin to the ILIM pin when driven by a constant current sink. If the voltage drop across the MOSFET exceeds the voltage drop across the ILIM resistor, the switching pulse is immediately terminated. The MOSFET remains off until the next switching cycle is initiated.

The second tier consists of a fault counter. The fault counter is incremented on an overcurrent pulse and decremented on a clock cycle without an overcurrent pulse. When the counter reaches seven, a restart is issued and seven soft-start cycles are initiated. Both the upper and lower MOSFETs are turned off during this period. The counter is decremented on each soft-start cycle. When the counter is decremented to zero, the PWM is reenabled. If the fault has been removed, the output starts up normally. If the output is still present, the counter counts seven overcurrent pulses and re-enters the second-tier fault mode. See 7-4 for typical overcurrent protection waveforms.

The minimum current limit setpoint (I_{ILIM}) is calculated in 方程式 7.

$$I_{ILIM} = \left(\frac{C_{O} \times V_{O}}{t_{START}}\right) + I_{LOAD}(A)$$
(7)

where

· I_{LOAD} is the load current at start-up.




图 7-4. Typical Current Limit Protection Waveforms

The current limit programming resistor (R_{ILIM}) is calculated using 方程式 8. Care must be taken in choosing the values used for V_{OS} and I_{SINK} in the equation. To ensure the output current at the overcurrent level, the minimum value of I_{SINK} and the maximum value of V_{OS} must be used. The main purpose is hard fault protection of the power switches.

$$R_{ILIM} = \frac{I_{OC} \times R_{DS(on)[max]} + V_{OS}}{1.12 \times I_{SINK}} + \frac{42.86 \times 10^{-3}}{I_{SINK}} \left(\Omega\right)$$
(8)

where

- I_{SINK} is the current into the ILIM pin and is 8.5 μ A, minimum.
- I_{OC} is the overcurrent setpoint, which is the DC output current plus one-half of the peak inductor current.
- V_{OS} is the overcurrent comparator offset and is 20 mV maximum.

7.3.7 Synchronizing to an External Supply

The TPS4005x can be synchronized to an external clock through the SYNC pin. Synchronization occurs on the falling edge of the SYNC signal. The synchronization frequency must be in the range of 20% to 30% higher than its programmed free-run frequency. The clock frequency at the SYNC pin replaces the controller clock generated by the oscillator circuit. Pulling the SYNC pin low programs the TPS4005x to freely run at the frequency programmed by R_T .

The higher synchronization must be factored in when programming the PWM ramp generator circuit. If the PWM ramp is interrupted by the SYNC pulse, a UVLO condition is declared and the PWM becomes disabled. Typically, this is of concern under low-line conditions only. In any case, R_{KFF} needs to be adjusted for the higher switching frequency. In order to specify the correct value for R_{KFF} at the synchronizing frequency, calculate a *dummy* value for R_{T} that would cause the oscillator to run at the synchronizing frequency. Do not use this value of RT in the design.

$$R_{T(dummy)} = \left(\frac{1}{f_{SYNC} \times 17.82 \times 10^{-6}} - 17\right) (k\Omega)$$
(9)

where

f_{SYNC} is the synchronizing frequency in kHz.

Use the value of $R_{T(dummy)}$ to calculate the value for R_{KFF} .

$$R_{KFF} = \left(V_{IN(min)} - V_{KFF}\right) \times \left(58.14 \times R_{T(dummy)} + 1340\right) \Omega$$
(10)

where

• $R_{T(dummv)}$ is in $k \Omega$.

This value of R_{KFF} ensures that UVLO is not engaged when operating at the synchronization frequency.

7.3.8 Loop Compensation

Voltage-mode buck-type converters are typically compensated using Type III networks. Since the TPS4005x uses voltage feedforward control, the gain of the PWM modulator with voltage feedforward circuit must be included. The generic modulator gain is described in $\boxed{8}$ 7-5. Duty cycle, D, varies from 0 to 1 as the control voltage, V_C , varies from the minimum ramp voltage to the maximum ramp voltage, V_S . Also, for a synchronous buck converter, $D = V_O / V_{IN}$. To get the control voltage to output voltage modulator gain in terms of the input voltage and ramp voltage:

$$D = \frac{V_O}{V_{IN}} = \frac{V_C}{V_S} \quad \text{or} \quad \frac{V_O}{V_C} = \frac{V_{IN}}{V_S}$$
(11)

With the voltage feedforward function, the ramp slope is proportional to the input voltage. Therefore, the moderator DC gain is independent to the change of input voltage.

For the TPS4005x, with $V_{IN(min)}$ being the minimum input voltage required to cause the ramp excursion to reach the maximum ramp amplitude of V_{RAMP} , the modulator DC gain is shown in 方程式 12.

$$A_{MOD} = \left(\frac{V_{IN(min)}}{V_{RAMP}}\right) \quad \text{or} \quad A_{MOD(dB)} = 20 \times log\left(\frac{V_{IN(min)}}{V_{RAMP}}\right) \tag{12}$$

For a buck converter using voltage mode control, there is a double pole due to the output L- C_O . The double pole is located at the frequency calculated in 52 13.



$$f_{LC} = \frac{1}{2\pi \times \sqrt{L \times C_O}} \quad (Hertz)$$
 (13)

$$f_Z = \frac{1}{2\pi \times ESR \times C_O}$$
 (Hertz) (14)


Calculate the value of R_{BIAS} to set the output voltage, V_O.

$$R_{BIAS} = \frac{0.7 \times R1}{V_O - 0.7} \Omega \tag{15}$$

The maximum crossover frequency (0 dB loop gain) is set by 方程式 16.

$$f_C = \frac{f_{SW}}{4}$$
 (Hertz) (16)

Typically, f_C is selected to be close to the midpoint between the L-C_O double pole and the ESR zero. At this frequency, the control to output gain has a -2 slope (-40 dB/decade), while the Type III topology has a +1 slope (20 dB/decade), resulting in an overall closed loop -1 slope (-20 dB/decade). 20 T-6 shows the modulator gain, L-C filter, output capacitor ESR zero, and the resulting response to be compensated.






图 7-5. PWM Modulator Relationships

图 7-6. Modulator Gain vs Switching Frequency

A Type III topology, shown in \boxtimes 7-7, has two zero-pole pairs in addition to a pole at the origin. The gain and phase boost of a Type III topology is shown in \boxtimes 7-8. The two zeros are used to compensate the L-C_O double pole and provide phase boost. The double pole is used to compensate for the ESR zero and provide controlled gain roll-off. In many cases, the second pole can be eliminated and the gain roll-off of the amplifier is used to roll-off the overall gain at higher frequencies.




图 7-7. Type III Compensation Configuration

图 7-8. Type III Compensation Gain and Phase

The poles and zeros for a Type III network are described in 方程式 17 through 方程式 20.

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} \left(Hz \right) \tag{17}$$

$$f_{Z2} = \frac{1}{2\pi \times R1 \times C3} (Hz)$$
 (18)

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2} (Hz)$$
 (19)

$$f_{P2} = \frac{1}{2\pi \times R3 \times C3} (Hz)$$
 (20)

The value of R1 is somewhat arbitrary, but influences other component values. A value between 50 k Ω and 100 k Ω usually yields reasonable values.

The unity gain frequency is described in 方程式 21.

$$f_C = \frac{1}{2\pi \times R1 \times C2 \times G}$$
 (Hertz) (21)

where

G is the reciprocal of the modulator gain at f_C.

The modulator gain as a function of frequency at f_C is described in 方程式 22.

$$A_{MOD(f)} = A_{MOD} \times \left(\frac{f_{LC}}{f_C}\right)^2 \text{ and } G = \frac{1}{A_{MOD(f)}}$$
(22)

Care must be taken not to load down the output of the error amplifier with the feedback resistor, R2, that is too small. The error amplifier has a finite output source and sink current, which must be considered when sizing R2. A value that is too small does not allow the output to swing over its full range.



$$R2_{(MIN)} = \frac{V_{C \text{ (max)}}}{I_{SOURCE \text{ (min)}}} = \frac{3.5 \text{ V}}{2 \text{ mA}} = 1750 \Omega$$
 (23)

7.4 Device Functional Modes

The TPS40057 is safe for prebiased outputs, not turning on the synchronous rectifier until the high-side FET has already started switching. The TPS40054 operates in one quadrant and sources output current only, allowing for paralleling of converters and ensures that one converter does not sink current from another converter. This controller also emulates a non-synchronous buck converter at light loads where the inductor current goes discontinuous. At continuous output inductor currents, the controller operates as a synchronous buck converter to optimize efficiency. The TPS40055 operates in two quadrants, sourcing and sinking output current.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The TPS4005x family of synchronous buck controllers are designed to operate over a wide range of input voltages (8 V to 40 V). These devices are used to convert a higher DC input voltage to a lower DC output voltage for a variety of applications. Use the following design procedure to select key component values for this family of devices.

8.1.1 Selecting the Inductor Value

The inductor value determines the magnitude of ripple current in the output capacitors as well as the load current at which the converter enters discontinuous mode. Too large an inductance results in lower ripple current but is physically larger for the same load current. An inductance that is too small results in larger ripple currents and a greater number of (or more expensive output capacitors for) the same output ripple voltage requirement. A good compromise is to select the inductance value such that the converter does not enter discontinuous mode until the load approximated somewhere between 10% and 30% of the rated output. The inductance value is described in 方程式 24.

$$L = \frac{(V_{IN} - V_{O}) \times V_{O}}{V_{IN} \times \Delta I \times f_{SW}} \quad \text{(Henries)}$$
(24)

where

- V_O is the output voltage.
- Δ I is the peak-to-peak inductor current.

8.1.2 Calculating the Output Capacitance

The output capacitance depends on the output ripple voltage requirement, output ripple current, as well as any output voltage deviation requirement during a load transient.

The output ripple voltage is a function of both the output capacitance and capacitor ESR. The worst-case output ripple is described in 方程式 25.

$$\Delta V = \Delta I \times \left(ESR + \left(\frac{1}{8 \times C_O \times f_{SW}} \right) \right)$$
 (25)

where

- C_O is the output capacitance.
- ESR is the equivalent series resistance of the output capacitance.

The output ripple voltage is typically between 90% and 95% due to the ESR component.

The output capacitance requirement typically increases in the presence of a load transient requirement. During a step load, the output capacitance must provide energy to the load (light to heavy load step) or absorb excess inductor energy (heavy to light load step) while maintaining the output voltage within acceptable limits. The amount of capacitance depends on the magnitude of the load step, the speed of the loop, and the size of the inductor.



Stepping the load from a heavy load to a light load results in an output overshoot. Excess energy stored in the inductor must be absorbed by the output capacitance. The energy stored in the inductor is described in 26.

$$\mathsf{E}_\mathsf{L} = \frac{1}{2} \times \mathsf{L} \times \mathsf{I}^2 \quad (\mathsf{Joules}) \tag{26}$$

where

$$I^{2} = \left[\left(I_{OH} \right)^{2} - \left(I_{OL} \right)^{2} \right] \left(\left(Amperes \right)^{2} \right)$$
(27)

- I_{OH} is the output current under heavy load conditions.
- · IOL is the output current under light load conditions.

Energy in the capacitor is described in 方程式 28.

$$E_{C} = \frac{1}{2} \times C \times V^{2} \quad \text{(Joules)}$$

where

$$V^{2} = \left[\left(V_{f} \right)^{2} - \left(V_{i} \right)^{2} \right] \quad (Volts^{2})$$
(29)

where

- V_f is the final peak capacitor voltage.
- V_i is the initial capacitor voltage.

Substituting 方程式 27 into 方程式 26, then substituting 方程式 29 into 方程式 28, then setting 方程式 28 equal to 方程式 26, and then solving for C_O yields the capacitance described in 方程式 30.

$$C_{O} = \frac{L \times \left[\left(I_{OH} \right)^{2} - \left(I_{OL} \right)^{2} \right]}{\left[\left(V_{f} \right)^{2} - \left(V_{i} \right)^{2} \right]}$$
 (Farads) (30)

8.1.3 Calculating the Boost and BP10 Bypass Capacitor

The BOOST capacitance provides a local, low impedance source for the high-side driver. The BOOST capacitor must be a good quality, high-frequency capacitor. The size of the bypass capacitor depends on the total gate charge of the MOSFET and the amount of droop allowed on the bypass capacitor. The BOOST capacitance is described in 方程式 31.

$$C_{BOOST} = \frac{Q_g}{\Delta V}$$
 (Farads) (31)

The 10-V reference pin, BP10V provides energy for both the synchronous MOSFET and the high-side MOSFET through the BOOST capacitor. Neglecting any efficiency penalty, the BP10V capacitance is described in 方程式 32.

$$C_{BP10} = \frac{\left(Q_{gHS} + Q_{gSR}\right)}{\Delta V} \quad (Farads)$$
 (32)

8.1.4 DV-DT Induced Turn-On

MOSFETs are susceptible to dv/dt turn-on particularly in high-voltage (V_{DS}) applications. The turn-on is caused by the capacitor divider that is formed by C_{GD} and C_{GS} . High dv/dt conditions and drain-to-source voltage on the MOSFET causes current flow through C_{GD} and causes the gate-to-source voltage to rise. If the gate-to-source voltage rises above the MOSFET threshold voltage, the MOSFET turns on, resulting in large shoot-through currents. Therefore, the SR MOSFET should be chosen so that the Q_{GD} charge is smaller than the Q_{GS} charge.

8.1.5 High-Side MOSFET Power Dissipation

The power dissipated in the external high-side MOSFET is comprised of conduction and switching losses. The conduction losses are a function of the I_{RMS} current through the MOSFET and the $R_{DS(on)}$ of the MOSFET. The high-side MOSFET conduction losses are defined by 方程式 33.

$$P_{COND} = (I_{RMS})^{2} \times R_{DS(on)} \times (1 + TC_{R} \times [T_{J} - 25^{\circ}C]) \quad (Watts)$$
(33)

where

TC_R is the temperature coefficient of the MOSFET R_{DS(on)}.

The TC_R varies depending on MOSFET technology and manufacturer, but typically ranges between 3500 ppm/°C and 7000 ppm/°C.

The I_{RMS} current for the high-side MOSFET is described in 方程式 34.

$$I_{RMS} = I_{OUT} \times \sqrt{d} \quad (A_{RMS})$$
 (34)

The switching losses for the high-side MOSFET are described in 方程式 35.

$$P_{SW(fsw)} = (V_{IN} \times I_{OUT} \times t_{SW}) \times f_{SW}$$
 (Watts) (35)

where

- I_O is the DC output current.
- t_{SW} is the switching rise time, typically < 20 ns.
- f_{SW} is the switching frequency.

Typical switching waveforms are shown in \bigsep 8-1.






图 8-1. Inductor Current and SW Node Waveforms

The maximum allowable power dissipation in the MOSFET is determined by 方程式 36.

$$P_{T} = \frac{\left(T_{J} - T_{A}\right)}{\theta_{JA}} \quad \text{(Watts)}$$

where

- $P_T = P_{COND} + P_{SW(fsw)(W)}$.
- θ _{JA} is the package thermal impedance.

8.1.6 Synchronous Rectifier MOSFET Power Dissipation

The power dissipated in the synchronous rectifier MOSFET is comprised of three components: R_{DS(on)} conduction losses, body diode conduction losses, and reverse recovery losses. R_{DS(on)} conduction losses can be defined using 方程式 31 and the RMS current through the synchronous rectifier MOSFET is described in 方程式 37.

$$I_{RMS} = I_{O} \times \sqrt{1 - d} \quad (Amperes_{RMS})$$
(37)

The body-diode conduction losses are due to forward conduction of the body diode during the anti-cross conduction delay time. The body diode conduction losses are described by 方程式 38.

$$P_{DC} = 2 \times I_{O} \times V_{F} \times t_{DELAY} \times f_{SW} \quad (Watts)$$
(38)

where

- V_F is the body diode forward voltage.
- t_{DELAY} is the delay time just before the SW node rises.

The 2-multiplier is used because the body diode conducts twice during each cycle (once on the rising edge and once on the falling edge). The reverse recovery losses are due to the time it takes for the body diode to recover from a forward bias to a reverse blocking state. The reverse recovery losses are described in 方程式 39.

$$P_{RR} = 0.5 \times Q_{RR} \times V_{IN} \times f_{SW} \quad (Watts)$$
(39)

where

• Q_{RR} is the reverse recovery charge of the body diode.

The Q_{RR} is not always described in a MOSFET data sheet, but can be obtained from the MOSFET vendor. The total synchronous rectifier MOSFET power dissipation is described in 方程式 40.

$$P_{SR} = P_{DC} + P_{RR} + P_{COND} \quad (Watts)$$
 (40)

8.1.7 TPS4005x Power Dissipation

The power dissipation in the TPS4005x is largely dependent on the MOSFET driver currents and the input voltage. The driver current is proportional to the total gate charge, Qg, of the external MOSFETs. Driver power (neglecting external gate resistance (refer to the *PowerPAD Thermally Enhanced Package* application note) can be calculated from 方程式 41.

$$P_{D} = Q_{g} \times V_{DR} \times f_{SW} \quad (Watts/driver)$$
(41)

And the total power dissipation in the TPS4005x, assuming the same MOSFET is selected for both the high-side and synchronous rectifier, is described in 方程式 42.

$$P_{T} = \left(\frac{2 \times P_{D}}{V_{DR}} + I_{Q}\right) \times V_{IN} \quad (Watts)$$
(42)

or

$$P_{T} = (2 \times Q_{g} \times f_{SW} + I_{Q}) \times V_{IN} \quad (Watts)$$
(43)

where

I_Q is the quiescent operating current (neglecting drivers).

The maximum power capability of the PowerPAD package is dependent on the layout as well as air flow. The thermal impedance from junction to air, assuming 2-oz. copper trace and thermal pad with solder and no air flow:

$$\theta_{JA} = 36.515^{\circ}C/W$$
 (44)

The maximum allowable package power dissipation is related to ambient temperature by 方程式 45.

$$P_{T} = \frac{T_{J} - T_{A}}{\theta_{JA}}$$
 (Watts) (45)

Substituting 方程式 38 into 方程式 43 and solving for f_{SW} yields the maximum operating frequency for the TPS4005x. The result is described in 方程式 46.


$$f_{SW} = \left(\frac{\left(\frac{\left(T_{J} - T_{A}\right)}{\theta_{JA} \times V_{IN}}\right) - I_{Q}}{2 \times Qg}\right) (Hz)$$
(46)

8.2 Typical Application

ા 8-2 shows component selection for the 10-V to 24-V to 3.3-V at 8 A DC-to-DC converter specified in the design example. For an 8-V input application, it can be necessary to add a Schottky diode from BP10 to BOOST to get sufficient gate drive for the upper MOSFET. As seen in 6-4, the BP10 output is about 6 V with the input at 8 V, so the upper MOSFET gate drive can be less than 5 V.



A Schottky diode is shown connected across the synchronous rectifier MOSFET as an optional device that can be required if the layout causes excessive negative SW node voltage, greater than or equal to 2 V.



Copyright © 2017, Texas Instruments Incorporated

图 8-2. 24-V to 3.3-V at 8-A DC-DC Converter Design Example

8.2.1 Design Requirements

- Input voltage: 10 V_{DC} to 24 V_{DC}
- Output voltage: 3.3 V ±2% (3.234 \leq V_O \leq 3.366)
- Output current: 8 A (maximum, steady state), 10 A (surge, 10-ms duration, 10% duty cycle maximum)
- Output ripple: 33 mV_{PP} at 8 A
- Output load response: 0.3 V ≥ 10% to 90% step load change, from 1 A to 7 A
- Operating temperature: 40°C to 85°C
- f_{SW} = 300 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Calculate Maximum and Minimum Duty Cycles

$$D_{MIN} = \frac{V_{O(min)}}{V_{IN(max)}} = \frac{3.234}{24} = 0.135 \qquad D_{MAX} = \frac{V_{O(max)}}{V_{IN(min)}} = \frac{3.366}{10} = 0.337$$
(47)

8.2.2.2 Select Switching Frequency

The switching frequency is based on the minimum duty cycle ratio and the propagation delay of the current limit comparator. In order to maintain current limit capability, the on time of the upper MOSFET, t_{ON}, must be greater than 300 ns (see the *Electrical Characteristics*). Therefore:



$$\left(\frac{V_{O(min)}}{V_{IN(max)}}\right) = \left(\frac{t_{ON}}{t_{SW}}\right) \text{ or } \frac{1}{t_{SW}} = f_{SW} = \left(\frac{\left(\frac{V_{O(min)}}{V_{IN(max)}}\right)}{t_{ON}}\right) \tag{48}$$

Using 400 ns to provide margin,

$$f_{SW} = \frac{0.135}{400 \text{ ns}} = 337 \text{ kHz}$$
 (49)

Since the oscillator can vary by 10%, decrease f_{SW}, by 10%

$$f_{SW} = 0.9 \times 337 \text{ kHz} = 303 \text{ kHz}$$
 (50)

and, therefore, choose a frequency of 300 kHz.

8.2.2.3 Select △I

In this case \triangle I is chosen so that the converter enters discontinuous mode at 20% of nominal load.

$$\Delta I = I_O \times 2 \times 0.2 = 8 \times 2 \times 0.2 = 3.2 \text{ A}$$
 (51)

8.2.2.4 Calculate the High-Side MOSFET Power Losses

Power losses in the high-side MOSFET (Si7860DP) at 24- V_{IN} where switching losses dominate can be calculated from 方程式 52.

$$I_{RMS} = I_{O} \times \sqrt{d} = 8 \times \sqrt{0.135} = 2.93 \text{ A}$$
 (52)

Substituting 方程式 34 into 方程式 33 yields

$$P_{COND} = 2.93^2 \times 0.008 \times (1 + 0.007 \times (150 - 25)) = 0.129 W$$
 (53)

and from 方程式 35, the switching losses can be determined.

$$P_{SW(fsw)} = (V_{IN} \times I_O \times t_{SW}) \times f_{SW} = 24 \text{ V} \times 8 \text{ A} \times 20 \text{ ns} \times 300 \text{ kHz} = 1.152 \text{ W}$$
(54)

The MOSFET junction temperature can be found by substituting 方程式 53 and 方程式 54 into 方程式 36:

$$T_J = (P_{COND} + P_{SW}) \times \theta_{JA} + T_A = (0.129 + 1.152) \times 40 + 85 = 136^{\circ}C$$
 (55)

8.2.2.5 Calculate Synchronous Rectifier Losses

The synchronous rectifier MOSFET has two loss components, conduction, and diode reverse recovery losses. The conduction losses are due to I_{RMS} losses as well as body diode conduction losses during the dead time associated with the anti-cross conduction delay.

The I_{RMS} current through the synchronous rectifier from 方程式 37:

$$I_{RMS} = I_{O} \times \sqrt{1 - d} = 8 \times \sqrt{1 - 0.135} = 7.44 A_{RMS}$$
 (56)

The synchronous MOSFET conduction loss from 方程式 33 is:



$$P_{COND} = 7.44^{2} \times 0.008 \times (1 + 0.007 \times (150 - 25)) = 0.83 W$$
(57)

The body diode conduction loss from 方程式 38 is:

$$P_{DC} = 2 \times I_{O} \times V_{FD} \times t_{DELAY} \times f_{SW} = 2 \times 8.0 \text{ A} \times 0.8 \text{ V} \times 100 \text{ ns} \times 300 \text{ kHz} = 0.384$$
(58)

The body diode reverse recovery loss from 方程式 39 is:

$$P_{RR} = 0.5 \times Q_{RR} \times V_{IN} \times f_{SW} = 0.5 \times 30 \text{ nC} \times 24 \text{ V} \times 300 \text{ kHz} = 0.108 \text{ W}$$
(59)

The total power dissipated in the synchronous rectifier MOSFET from 方程式 40 is:

$$P_{SR} = P_{RR} + P_{COND} + P_{DC} = 0.108 + 0.83 + 0.384 = 1.322 W$$
 (60)

The junction temperature of the synchronous rectifier at 85°C is:

$$T_J = P_{SR} \times \theta_{JA} + T_A = (1.322) \times 40 + 85 = 139^{\circ}C$$
 (61)

In typical applications, paralleling the synchronous rectifier MOSFET with a Schottky rectifier increases the overall converter efficiency by approximately 2% due to the lower power dissipation during the body diode conduction and reverse recovery periods.

8.2.2.6 Calculate the Inductor Value

The inductor value is calculated from 方程式 24.

$$L = \frac{(24 - 3.3 \text{ V}) \times 3.3 \text{ V}}{24 \text{ V} \times 3.2 \text{ A} \times 300 \text{ kHz}} = 2.96 \,\mu\text{H}$$
(62)

A 2.9-µH Coev DXM1306-2R9 or 2.6-µH Panasonic ETQ-P6F2R9LFA can be used.

8.2.2.7 Set the Switching Frequency

The clock frequency is set with a resistor (R_T) from the RT pin to ground. The value of R_T can be found from 方程式 1, with f_{SW} in kHz.

$$R_{T} = \left(\frac{1}{f_{SW} \times 17.82 \times 10^{-6}} - 17\right) k\Omega = 170 \text{ k}\Omega \quad \therefore \text{ use } 169 \text{ k}\Omega$$
(63)

8.2.2.8 Program the Ramp Generator Circuit

The PWM ramp is programmed through a resistor (R_{KFF}) from the KFF pin to V_{IN} . The ramp generator also controls the input UVLO voltage. For an undervoltage level of 10 V, R_{KFF} can be calculated from 方程式 2:

$$R_{KFF} = (V_{IN(min)} - 3.48) \times (58.14 \times R_T + 1340) = 72.8 \text{ k}\Omega$$
 : use 71.5 kΩ (64)

8.2.2.9 Calculate the Output Capacitance (Co)

In this example the output capacitance is determined by the load response requirement of Δ V = 0.3 V for a 1-A to 8-A step load. C_0 can be calculated using 方程式 30:



$$C_{O} = \frac{2.9 \,\mu \times \left(\left(8 \,A \right)^{2} - \left(1 \,A \right)^{2} \right)}{\left(\left(3.3 \right)^{2} - \left(3.0 \right)^{2} \right)} = 97 \,\mu\text{F}$$
(65)

Using 方程式 25 calculate the ESR required to meet the output ripple requirements.

$$33 \text{mV} = 3.2 \text{A} \left(\text{ESR} + \left(\frac{1}{8 \times 97 \, \mu \text{F} \times 300 \, \text{kHz}} \right) \right) \tag{66}$$

$$ESR = 10.3 \text{m}\Omega - 4.3 \text{m}\Omega = 6.0 \text{m}\Omega \tag{67}$$

For this design example two Panasonic SP EEFUEOJ1B1R capacitors, (6.3 V, 180 μF, 12 mΩ) are used.

8.2.2.10 Calculate the Soft-Start Capacitor (C_{SS/SD})

This design requires a soft-start time (t_{START}) of 1 ms. C_{SS/SD} can be calculated using 方程式 6:

$$C_{SS/SD} = \frac{2.35 \,\mu\text{A}}{0.7 \,\text{V}} \times 1\text{ms} = 3.36 \,\text{nF} \cong 3300 \,\text{pF}$$
 (68)

8.2.2.11 Calculate the Current Limit Resistor (R_{ILIM})

The current limit set point depends on t_{START}, V_O,C_O and I_{LOAD} at start-up as shown in 方程式 7. For this design,

$$I_{ILIM} > \frac{360\,\mu\text{F} \times 3.3\,\text{V}}{1\,\text{ms}} + 8.0\,\text{A} = 9.2\,\text{A} \tag{69}$$

For this design, add I_{ILIM} (9.2 A) to one-half the ripple current (1.6 A) and increase this value by 30% to allow for tolerances. This yields a overcurrent setpoint (I_{OC}) of 14 A. $R_{DS(on)}$ is increased 30% (1.3 × 0.008) to allow for MOSFET heating. Using 方程式 8 to calculate R_{ILIM} .

$$R_{ILIM} = \frac{14 \times 0.0104 - 0.020}{1.12 \times 8.5 \times 10^{-6}} + \frac{42.86 \times 10^{-3}}{8.5 \times 10^{-6}} = 18.24 \, \text{k}\Omega \cong 18.7 \, \text{k}\Omega \tag{70}$$

8.2.2.12 Calculate Loop Compensation Values

Calculate the DC modulator gain (A_{MOD}) from 方程式 12:

$$A_{MOD} = \frac{10}{2} = 5.0$$
 $A_{MOD(dB)} = 20 \times \log(5) = 14 dB$ (71)

Calculate the output filter L-C_O poles and C_O ESR zeros from 方程式 13 and 方程式 14:

$$f_{LC} = \frac{1}{2\pi \sqrt{L \times C_O}} = \frac{1}{2\pi \sqrt{2.9 \ \mu H \times 360 \ \mu F}} = 4.93 \ kHz \tag{72}$$

and

$$f_Z = \frac{1}{2\pi \times ESR \times C_O} = \frac{1}{2\pi \times 0.006 \times 360 \,\mu F} = 73.7 \,\text{kHz}$$
 (73)

Select the close-loop 0 dB crossover frequency, f_C . For this example $f_C = 20$ kHz.

Select the double zero location for the Type III compensation network at the output filter double pole at 4.93 kHz.

Select the double pole location for the Type III compensation network at the output capacitor ESR zero at 73.7 kHz.

The amplifier gain at the crossover frequency of 20 kHz is determined by the reciprocal of the modulator gain AMOD at the crossover frequency from 方程式 22:

$$A_{MOD(f)} = A_{MOD} \times \left(\frac{f_{LC}}{f_C}\right)^2 = 5 \times \left(\frac{4.93 \text{ kHz}}{20 \text{ kHz}}\right)^2 = 0.304$$
 (74)

And also from 方程式 22:

$$G = \frac{1}{A_{MOD(f)}} = \frac{1}{0.304} = 3.29 \tag{75}$$

Choose R1 = $100 \text{ k}\Omega$

The poles and zeros for a type III network are described in 方程式 17 through 方程式 21.

$$f_{Z2} = \frac{1}{2\pi \times R1 \times C3} : C3 = \frac{1}{2\pi \times 100 \text{ k}\Omega \times 4.93 \text{ kHz}} = 323 \text{ pF}, \text{ choose } 330 \text{ pF}$$
 (76)

$$f_{P2} = \frac{1}{2\pi \times R3 \times C3}$$
 :: $R3 = \frac{1}{2\pi \times 330 \text{ pF} \times 73.3 \text{ kHz}} = 6.55 \text{ k}\Omega$, choose 6.49 k Ω (77)

$$f_C = \frac{1}{2\pi \times \text{R1} \times \text{C2} \times \text{G}} \ \therefore \ \text{C2} = \frac{1}{2\pi \times 100 \ \text{k}\Omega \times 3.29 \times 20 \ \text{kHz}} = 24.2 \ \text{pF}, \ \text{choose 22 pF} \tag{78}$$

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2} :: R2 = \frac{1}{2\pi \times 22 \text{ pF} \times 73.3 \text{ kHz}} = 98.2 \text{ k}\Omega, \text{ choose } 97.6 \text{ k}\Omega$$
 (79)

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} :: C1 = \frac{1}{2\pi \times 97.6 \text{ k}\Omega \times 4.93 \text{ kHz}} = 331 \text{ pF, choose } 330 \text{ pF}$$
 (80)

Calculate the value of R_{BIAS} from 方程式 15 with R1 = 100 kΩ.

$$R_{BIAS} = \frac{0.7 \text{ V} \times \text{R1}}{V_{O} - 0.7 \text{ V}} = \frac{0.7 \text{ V} \times 100 \text{k}\Omega}{3.3 \text{ V} - 0.7 \text{ V}} = 26.9 \text{ k}\Omega, \text{ choose } 26.7 \text{ k}\Omega$$
(81)

8.2.2.13 Calculate the Boost and BP10V Bypass Capacitance

The size of the bypass capacitor depends on the total gate charge of the MOSFET being used and the amount of droop allowed on the bypass capacitor. The BOOST capacitance for the Si7860DP, allowing for a 0.5 voltage droop on the BOOST pin from 方程式 31 is:

$$C_{BOOST} = \frac{Q_g}{\Delta V} = \frac{18 \text{ nC}}{0.5 \text{ V}} = 36 \text{ nF}$$
 (82)

and the BP10V capacitance from 方程式 32 is


$$C_{BP(10 \text{ V})} = \frac{Q_{gHS} + Q_{gSR}}{\Delta V} = \frac{2 \times Q_g}{\Delta V} = \frac{36 \text{ nC}}{0.5 \text{ V}} = 72 \text{ nF}$$
 (83)

For this application, a 0.1-µF capacitor is used for the BOOST bypass capacitor and a 1-µF capacitor is used for the BP10V bypass.



8.2.3 Application Curves

The TPS40055EVM-001 application curves are shown in 图 8-3 to 图 8-7 for reference.





9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply between 8 V and 40 V. This supply must be well regulated. Proper bypassing of input supplies and internal regulators is critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in † 10.



10 Layout

10.1 Layout Guidelines

The TPS4005x provides separate signal ground (SGND) and power ground (PGND) pins. It is important that circuit grounds are properly separated. Each ground must consist of a plane to minimize its impedance if possible. The high power *noisy* circuits such as the output, synchronous rectifier, MOSFET driver decoupling capacitor (BP10), and the input capacitor must be connected to PGND plane at the input capacitor.

Sensitive nodes such as the FB resistor divider, R_T , and ILIM must be connected to the SGND plane. The SGND plane must only make a single point connection to the PGND plane.

Component placement should ensure that bypass capacitors (BP10 and BP5) are located as close as possible to their respective power and ground pins. Also, sensitive circuits such as FB, RT, and ILIM should not be located near high dv/dt nodes such as HDRV, LDRV, BOOST, and the switch node (SW).

10.2 Layout Example

The TPS40055EVM-001 layout is shown in 图 10-1 to 图 10-5 for reference.




图 10-1. Top-Side Component Assembly






图 10-2. Top-Side Copper




图 10-3. Internal Layer 1 Copper






图 10-4. Internal Layer 2 Copper




图 10-5. Bottom Layer Copper

10.3 MOSFET Packaging

MOSFET package selection depends on MOSFET power dissipation and the projected operating conditions. In general, for a surface-mount applications, the DPAK style package provides the lowest thermal impedance (θ $_{JA}$) and, therefore, the highest power dissipation capability. However, the effectiveness of the DPAK depends on proper layout and thermal management. The θ $_{JA}$ specified in the MOSFET data sheet refers to a given copper area and thickness. In most cases, a lowest thermal impedance of 40°C/W requires one square inch of 2-ounce

ZHCSAK8J - DECEMBER 2003 - REVISED JUNE 2022



copper on a G-10/FR-4 board. Lower thermal impedances can be achieved at the expense of board area. Please refer to the selected MOSFET's data sheet for more information regarding proper mounting.



11 Device and Documentation Support

11.1 Device Support

The following devices have characteristics similar to the TPS40054/5/7 and may be of interest.

表 11-1. Related Devices

DEVICE	DESCRIPTION
TPS40055-EP	Enhanced performance TPS40055.
TPS40192	4.5-V to 18-V controller with synchronization power good
TPS40193	4.5-V to 16-V controller with synchronization power good
TPS40200	Wide-input non-synchronous DC-DC controller

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 Documentation Support

11.2.1 Related Documentation

- Balogh, Laszlo, Design and Application Guide for High Speed MOSFET Gate Drive Circuits, Texas Instruments/Unitrode Corporation, Power Supply Design Seminar, SEM-1400 Topic 2.
- · Texas Instruments, PowerPAD Thermally Enhanced Package application note

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.5 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
TPS40054PWP	NRND	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40054
TPS40054PWPR	NRND	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40054
TPS40055PWP	Active	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055
TPS40055PWPR	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055
TPS40055PWPRG4	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40055
TPS40057PWP	Active	Production	HTSSOP (PWP) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057
TPS40057PWPR	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057
TPS40057PWPRG4	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40057

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 2-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS40055:

● Enhanced Product: TPS40055-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40054PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS40055PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS40057PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS40054PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0	
TPS40055PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0	
TPS40057PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS40054PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40054PWPG4	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40055PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40055PWPG4	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40057PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5
TPS40057PWPG4	PWP	HTSSOP	16	90	530	10.2	3600	3.5

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD [™] HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may not be present.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司