

ISO1042

ZHCSI90E - DECEMBER 2017-REVISED OCTOBER 2019

# 具有 70V 总线故障保护功能和灵活数据速率的 ISO1042 隔离式 CAN 收发器

## 1 特性

- 符合 ISO 11898-2:2016 和 ISO 11898-5:2007 物 理层标准
- 支持经典的最高 1Mbps CAN 和最高 5Mbps FD (灵活数据速率)
- 低环路延迟: 152ns
- 保护 功能
  - 直流总线故障保护电压: ±70V
  - 总线引脚的 HBM ESD 容差: ±16kV
  - 驱动器显性超时 (TXD DTO)
  - V<sub>CC1</sub> 和 V<sub>CC2</sub> 欠压保护
- 共模电压范围: ±30V
- 未上电时的理想无源、高阻抗总线终端
- 高 CMTI: 100kV/µs
- V<sub>CC1</sub> 电压范围: 1.71V 至 5.5V
  - 支持连接到 CAN 控制器的 1.8V、2.5V、3.3V
     和 5.0V 逻辑接口
- V<sub>CC2</sub> 电压范围: 4.5V 至 5.5V
- 优异的电磁兼容性 (EMC)
  - 系统级 ESD、EFT 和浪涌抗扰性
  - 低辐射
- 环境温度范围: -40°C 至 +125°C
- 16-SOIC 和 8-SOIC 封装选项
- 可用的汽车版本: ISO1042-Q1
- 安全相关认证:
  - 符合 DIN VDE V 0884-11:2017-01 标准的 7071V<sub>PK</sub> V<sub>IOTM</sub> 和 1500V<sub>PK</sub> V<sub>IORM</sub> (增强型和基本型选项)
  - UL 1577 标准下,长达 1 分钟的 5000V<sub>RMS</sub> 隔
  - IEC 60950-1、IEC 60601-1 和 EN 61010-1 认证
  - CQC、TUV 和 CSA 认证

#### 2 应用

- 交流和伺服驱动器
- 光伏逆变器
- PLC 和 DCS 通信模块
- 升降机和自动扶梯
- 工业电源
- 电池充电和管理

# 3 说明

ISO1042 器件是一款符合 ISO11898-2 (2016) 标准规格的电隔离控制器局域网 (CAN) 收发器。ISO1042 器件提供 ±70V 直流总线故障保护功能和 ±30V 共模电压范围。该器件在 CAN FD 模式下最高支持 5Mbps 数据速率,与经典 CAN 相比可实现更为快速的载荷传输。该器件采用二氧化硅 (SiO<sub>2</sub>) 绝缘隔栅,可承受5000V<sub>RMS</sub> 的电压和 1060V<sub>RMS</sub> 的工作电压。电磁兼容性得到了显著增强,可实现系统级 ESD、EFT 和浪涌并符合辐射标准。与隔离式电源一起使用,此器件可抵御高电压冲击,并防止总线的噪声电流进入本地接地。ISO1042 器件可用于基础型和增强型隔离(请参阅 增强型和基础型隔离选项)。ISO1042 器件支持 -40°C至 +125°C 的宽环境温度范围。该器件可采用 SOIC-16 (DW) 和更为小巧的 SOIC-8 (DWV) 封装。

#### 器件信息(1)


器件型号	封装	封装尺寸 (标称值)	
ISO1042	SOIC (8)	5.85mm × 7.50mm	
	SOIC (16)	10.30mm x 7.50mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 增强型和基础型隔离选项

特性	ISO1042x	ISO1042Bx
保护级别	加强版	基础版
浪涌测试电压	10000V <sub>PK</sub>	6000V <sub>PK</sub>
隔离额定值	5000V <sub>RMS</sub>	5000V <sub>RMS</sub>
工作电压	1060V <sub>RMS</sub> /1500 V <sub>PK</sub>	1060V <sub>RMS</sub> /1500V PK

#### 703A I2C



Copyright © 2017, Texas Instruments Incorporated



日水

1	特性1	8	Detailed Description	19
2	应用 1		8.1 Overview	19
3	说明 1		8.2 Functional Block Diagram	19
4	修订历史记录 2		8.3 Feature Description	19
5	Pin Configuration and Functions		8.4 Device Functional Modes	23
6	Specifications5	9	Application and Implementation	24
U	6.1 Absolute Maximum Ratings		9.1 Application Information	24
	6.2 ESD Ratings		9.2 Typical Application	<u>2</u> 4
	6.3 Transient Immunity		9.3 DeviceNet Application	27
	6.4 Recommended Operating Conditions	10	Power Supply Recommendations	28
	6.5 Thermal Information	11	Layout	
	6.6 Power Ratings		11.1 Layout Guidelines	
	6.7 Insulation Specifications		11.2 Layout Example	
	6.8 Safety-Related Certifications	12	器件和文档支持	
	6.9 Safety Limiting Values		12.1 文档支持	
	6.10 Electrical Characteristics - DC Specification 9		12.2 接收文档更新通知	
	6.11 Switching Characteristics		12.3 社区资源	
	6.12 Insulation Characteristics Curves		12.4 商标	
	6.13 Typical Characteristics		12.5 静电放电警告	
7	Parameter Measurement Information		12.6 Glossary	
•	7.1 Test Circuits	13	机械、封装和可订购信息	


# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision D (October 2019) to Revision E	Page
<ul> <li>已更改 更改了新的安全认证</li> <li>Changed Safety Related Certifications section to include new safety certification</li></ul>	
Changes from Revision C (October 2018) to Revision D	Page
• 已添加 ISO1042-Q1(链接)	1
Changes from Revision B (July 2018) to Revision C	Page
• 初始发行版	1
Changes from Revision A (May 2018) to Revision B	Page
<ul> <li>Increased the size of the GND2 plane and changed the NC pin to GND2 in the 16-DW Layout Example.</li> </ul>	mple30
Changes from Original (December 2017) to Revision A	Page
Changed pin 10 from NC to GND2	3




# 5 Pin Configuration and Functions



Pin Functions—16 Pins

PIN		I/O	DESCRIPTION		
NO.	NAME	"0	DESCRIPTION		
1	V <sub>CC1</sub>	_	Digital-side supply voltage, Side 1		
2	GND1	_	gital-side ground connection, Side 1		
3	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)		
4	NC	_	Not connected		
5	RXD	0	CAN receive data output (LOW for dominant and HIGH for recessive bus states)		
6	NC	_	ot connected		
7	NC	_	Not connected		
8	GND1	_	Digital-side ground connection, Side 1		
9	CNDa		Transactives side ground connection Cide 2		
10	GND2 —		Transceiver-side ground connection, Side 2		
11	V <sub>CC2</sub>	_	Transceiver-side supply voltage, Side 2. Must be externally connected to pin 16.		
12	CANL	I/O	Low-level CAN bus line		
13	CANH	I/O	High-level CAN bus line		
14	NC	_	Not connected		
15	GND2	_	Transceiver-side ground connection, Side 2		
16	V <sub>CC2</sub>	_	Transceiver-side supply voltage, Side 2. Must be externally connected to pin 11.		





## Pin Functions—8 Pins

PIN		1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	V <sub>CC1</sub>	_	Digital-side supply voltage, Side 1	
2	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)	
3	RXD	0	N receive data output (LOW for dominant and HIGH for recessive bus states)	
4	GND1	_	gital-side ground connection, Side 1	
5	GND2	_	nsceiver-side ground connection, Side 2	
6	CANL	I/O	Low-level CAN bus line	
7	CANH	I/O	gh-level CAN bus line	
8	V <sub>CC2</sub>	_	Transceiver-side supply voltage, Side 2	



# 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
V <sub>CC1</sub>	Supply voltage, side 1	-0.5	6	V
V <sub>CC2</sub>	Supply voltage, side 2	-0.5	6	V
V <sub>IO</sub>	Logic input and output voltage range (TXD and RXD)	-0.5	V <sub>CC1</sub> +0.5 <sup>(3)</sup>	V
lo	Output current on RXD pin	-15	15	mA
V <sub>BUS</sub>	Voltage on bus pins (CANH, CANL)	-70	70	V
V <sub>BUS_DIFF</sub>	Differential voltage on bus pins (CANH-CANL)	-70	70	V
TJ	Junction temperature	-40	150	°C
T <sub>STG</sub>	Storage temperature	-65	150	℃

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	All pins <sup>(1)</sup>	±6000	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	CANH and CANL to GND2 <sup>(1)</sup>	±16000	
V <sub>(ESD)</sub>	Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101	All pins (2)	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Transient Immunity

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
	ISO7637-2 Transients according to GIFT - ICT CAN EMC test specification	Pulse 1; CAN bus terminals (CANH, CANL) to GND2	-100	V
N/		Pulse 2; CAN bus terminals (CANH, CANL) to GND2	75	V
V <sub>PULSE</sub>		Pulse 3a; CAN bus terminals (CANH, CANL) to GND2	-150	V
		Pulse 3b; CAN bus terminals (CANH, CANL) to GND2	100	V

## 6.4 Recommended Operating Conditions

		MIN	MAX	UNIT
V	Supply Voltage, Side 1, 1.8-V operation		1.89	V
V <sub>CC1</sub>	Supply Voltage, Side 1, 2.5-V, 3.3-V and 5.5-V operation	2.25	5.5	V
$V_{CC2}$	Supply Voltage, Side 2	4.5	5.5	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

<sup>(3)</sup> Maximum voltage must not exceed 6 V

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Thermal Information

		ISO	ISO1042		
	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	DWV (SOIC)	UNIT	
		16 PINS	8 PINS		
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	69.9	100	°C/W	
$R_{\Theta JC(top)}$	Junction-to-case (top) thermal resistance	31.8	40.8	°C/W	
$R_{\Theta JB}$	Junction-to-board thermal resistance	29.0	51.8	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	13.2	16.8	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	28.6	49.8	°C/W	
R <sub>⊕JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	-	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.6 Power Ratings

PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation (both sides)	See $\blacksquare$ 17, $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $R_L = 50 \Omega$ , A repetitive pattern on TXD with 1 ms time period, 990 $\mu$ s LOW time, and 10 $\mu$ s HIGH time.			385	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	See 图 19, V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, R <sub>L</sub> = 50 Ω, Input a 2-V pk-pk 2.5-MHz 50% duty cycle differential square wave on CANH-CANL			25	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	See $\blacksquare$ 17, $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $R_L = 50 \ \Omega$ , A repetitive pattern on TXD with 1 ms time period, 990 $\mu$ s LOW time, and 10 $\mu$ s HIGH time.			360	mW



### 6.7 Insulation Specifications

	DADAMETED	TEST COMPITIONS	SPECIF	CATIONS	118117
	PARAMETER TEST CONDITIONS		DW-16	DWV-8	UNIT
IEC 6066	64-1				
CLR	External clearance <sup>(1)</sup>	Side 1 to side 2 distance through air	>8	>8.5	mm
CPG	External Creepage <sup>(1)</sup>	Side 1 to side 2 distance across package surface	>8	>8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	>17	μm
CTI	Comparative tracking index	IEC 60112; UL 746A	>600	>600	V
	Material Group	According to IEC 60664-1	I	I	
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	I-IV	
	Overvoltage category	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-III	1-111	
DIN VDE	V 0884-11:2017-01 <sup>(2)</sup>				
$V_{IORM}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	1500	VPŁ
$V_{IOWM}$	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test;	1060	1060	V <sub>RN</sub>
		DC voltage	1500	1500	V <sub>D</sub>
$V_{IOTM}$	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST}$ = 1.2 x $V_{IOTM}$ , t = 1 s (100% production)	7071	7071	V <sub>Pł</sub>
V.	Maximum surge isolation voltage ISO1042 <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, $V_{TEST}$ = 1.6 $\times$ $V_{IOSM}$ = 10000 $V_{PK}$ (qualification)	6250	6250	V <sub>Pł</sub>
$V_{IOSM}$	Maximum surge isolation voltage ISO1042B <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.3 \times V_{IOSM} = 6000 V_{PK}$ (qualification)	4615	4615	V <sub>Pł</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_{m} = 10$ s	≤ 5	≤ 5	
$q_{pd}$	Apparent charge (4)	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; ISO1042: $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10 \text{ s}$ ISO1042B: $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤ 5	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; ISO1042: $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1$ s ISO1042B: $V_{pd(m)} = 1.5 \times V_{IORM}$ , $t_m = 1$ s	≤ 5	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{1O} = 0.4 \times \sin(2 \pi ft), f = 1 MHz$	1	1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	> 10 <sup>12</sup>	
$R_{IO}$	Insulation resistance, input to output (5)	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 150°C	> 10 <sup>11</sup>	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	> 10 <sup>9</sup>	
	Pollution degree		2	2	
	Climatic category		40/125/ 21	40/125/ 21	
UL 1577			1	T	
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , $t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1$ s (100% production)	5000	5000	V <sub>RN</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> ISO1042 is suitable for *safe* electrical insulation and ISO1042B is suitable for *basic* electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-pin device.



### 6.8 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN VDE V 0884-11:2017- 01	Certified according to IEC 60950-1, IEC 62368-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1-2011	Certified according to EN 61010-1:2010/A1:2019, EN 60950- 1:2006/A2:2013 and EN 62368-1:2014
Maximum transient isolation voltage, 7071 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 1500 V <sub>PK</sub> ; Maximum surge isolation voltage, ISO1042: 6250 V <sub>PK</sub> (Reinforced) ISO1042B: 4615 V <sub>PK</sub> (Basic)	CSA 60950-1-07+A1+A2, IEC 60950-1 2 <sup>nd</sup> Ed.+A1+A2 and IEC 62368-1 2 <sup>nd</sup> Ed., for pollution degree 2, material group I ISO1042: 800 V <sub>RMS</sub> reinforced isolation ISO1042B: 1060 V <sub>RMS</sub> basic isolation	Single protection, 5000 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage	EN 61010-1:2010 /A1:2019 ISO1042: 600 V <sub>RMS</sub> reinforced isolation ISO1042B: 1000 V <sub>RMS</sub> basic isolation
Certificates: Reinforced: 40040142 Basic: 40047657	Master contract number: 220991	File number: E181974	Certificate: CQC15001121716 (DW-16) CQC18001199096 (DWV-8)	Client ID number: 77311

## 6.9 Safety Limiting Values

Safety limiting(1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry

PARAMETER		TEST CONDITIONS	MIN	TYP N	XAN	UNIT
DW-16 PACKAGE						
		$R_{\theta JA} = 69.9^{\circ}C/W$ , $V_I = 5.5 \text{ V}$ , $T_J = 150^{\circ}C$ , $T_A = 25^{\circ}C$ , see 🛚 1			325	
	Safety input, output, or supply	$R_{\theta JA} = 69.9$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C, see $2.5$ °C			496	A
I <sub>S</sub>	current	R <sub>θJA</sub> = 69.9°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see 图 1			650	mA
		$R_{\theta JA} = 69.9$ °C/W, $V_I = 1.89$ V, $T_J = 150$ °C, $T_A = 25$ °C, see $\  \  \  \  \  \  \  \  \  \  \  \  \ $			946	
Ps	Safety input, output, or total power	$R_{\theta JA} = 69.9$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see 🗵 3		1	1788	mW
$T_S$	Maximum safety temperature				150	°C
DWV	-8 PACKAGE					
		$R_{\theta JA} = 100^{\circ}\text{C/W}, V_I = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, T_A = 25^{\circ}\text{C}, \text{ see } \boxed{8} \text{ 2}$			227	
	Safety input, output, or supply	$R_{\theta JA} = 100^{\circ}\text{C/W}, V_I = 3.6 \text{ V}, T_J = 150^{\circ}\text{C}, T_A = 25^{\circ}\text{C}, \text{ see } \boxed{8} \text{ 2}$			347	A
I <sub>S</sub>	current	$R_{\theta JA} = 100^{\circ} C/W, V_I = 2.75 V, T_J = 150^{\circ} C, T_A = 25^{\circ} C, \text{ see } 2$			454	mA
		$R_{\theta JA} = 100^{\circ}\text{C/W}, V_I = 1.89 \text{ V}, T_J = 150^{\circ}\text{C}, T_A = 25^{\circ}\text{C}, \text{ see } 2$			661	
Ps	Safety input, output, or total power	$R_{\theta JA} = 100^{\circ}\text{C/W}, T_J = 150^{\circ}\text{C}, T_A = 25^{\circ}\text{C}, \text{see} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		1	1250	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

<sup>(1)</sup> The maximum safety temperature,  $T_S$ , has the same value as the maximum junction temperature,  $T_J$ , specified for the device. The  $I_S$ and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, TA.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.  $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



# 6.10 Electrical Characteristics - DC Specification

Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CHARACTERISTICS					
		$V_{CC1}$ =1.71 V to 1.89 V, TXD = 0 V, bus dominant		2.3	3.5	mA
loo	Supply current Side 1	$V_{CC1} = 2.25 \text{ V to } 5.5 \text{ V, TXD} = 0 \text{ V, bus}$ dominant		2.4	3.5	mA
ICC1	Supply current Side 1	$V_{CC1}$ = 1.71 V to 1.89 V, TXD = $V_{CC1}$ , bus recessive		1.2	2.1	mA
		$V_{CC1}$ = 2.25 V to 5.5 V, TXD = $V_{CC1}$ , bus recessive		1.3	2.1	mA
	Supply current Side 2	TXD = 0 V, bus dominant, $R_L$ = 60 $\Omega$		43	73.4	mA
I <sub>CC2</sub>	Supply current Side 2	TXD = $V_{CC1}$ , bus recessive, $R_L = 60 \Omega$		2.8	4.1	mA
UV <sub>VCC1</sub>	Rising under voltage detection, Side 1				1.7	V
UV <sub>VCC1</sub>	Falling under voltage detection, Side 1		1.0			V
V <sub>HYS(UVC</sub>	Hysterisis voltage on V <sub>CC1</sub> undervoltage lock-out		75	125		mV
UV <sub>VCC2</sub>	Rising under voltage detection, side 2			4.2	4.45	V
UV <sub>VCC2</sub>	Falling under voltage detection, side 2		3.8	4.0	4.25	V
V <sub>HYS(UVC</sub>	Hysterisis voltage on V <sub>CC2</sub> undervoltage lock-out			200		mV
TXD TERI	MINAL					
V <sub>IH</sub>	High level input voltage		0.7×V <sub>CC1</sub>			V
V <sub>IL</sub>	Low level input voltage			(	0.3×V <sub>CC1</sub>	V
I <sub>IH</sub>	High level input leakage current	$TXD = V_{CC1}$			1	uA
I <sub>IL</sub>	Low level input leakage current	TXD = 0V	-20			uA
C <sub>I</sub>	Input capacitance	VIN = 0.4 x sin(2 x $\pi$ x 1E+6 x t) + 2.5 V, $V_{CC1}$ = 5 V		3		pF
RXD TER	MINAL					
		See $\boxtimes$ 18, I <sub>O</sub> = -4 mA for 4.5 V $\leq$ V <sub>CC1</sub> $\leq$ 5.5 V	-0.4	-0.2		V
V <sub>OH</sub> -	High lavel autout valtage	See $\boxtimes$ 18, I <sub>O</sub> = -2 mA for 3.0 V $\leq$ V <sub>CC1</sub> $\leq$ 3.6 V	-0.2	-0.07		V
V <sub>CC1</sub>	High level output voltage	See	-0.1	-0.04		V
		See 图 18, I <sub>O</sub> = -1 mA for 1.71 V ≤ V <sub>CC1</sub> ≤ 1.89 V	-0.1	-0.045		V
		See $\boxtimes$ 18, $I_O$ = 4 mA for 4.5 V $\leq$ V <sub>CC1</sub> $\leq$ 5.5 V		0.2	0.4	V
V	Low lovel output valtage	See $\boxtimes$ 18, $I_O$ = 2 mA for 3.0 V $\leq$ V <sub>CC1</sub> $\leq$ 3.6 V		0.07	0.2	V
V <sub>OL</sub>	Low level output voltage	See $\boxtimes$ 18, $I_O$ = 1 mA for 2.25 V $\leq$ V <sub>CC1</sub> $\leq$ 2.75 V		0.035	0.1	V
		See $\boxtimes$ 18, $I_O$ = 1 mA for 1.71 V $\leq$ V <sub>CC1</sub> $\leq$ 1.89 V		0.04	0.1	V
DRIVER E	ELECTRICAL CHARACTERISTICS					
\/	Bus output voltage(Dominant), CANH	See $\[ \]$ 15 and $\[ \]$ 16, TXD = 0 V, 50 $\[ \Omega \]$ $\[ \]$ R <sub>L</sub> $\le$ 65 $\[ \Omega \]$ , C <sub>L</sub> = open	2.75		4.5	V
$V_{O(DOM)}$	Bus output voltage(Dominant), CANL	See $\  \  \  \  \  \  \  \  \  \  \  \  \ $	0.5		2.25	V
V <sub>O(REC)</sub>	Bus output voltage(recessive), CANH and CANL	See 图 15 and 图 16, TXD = V <sub>CC1</sub> , R <sub>L</sub> = open	2.0	0.5 x VCC2	3.0	V



# **Electrical Characteristics - DC Specification (continued)**

Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Differential output voltage, CANH-CANL (dominant)	See $\boxtimes$ 15 and $\boxtimes$ 16, TXD = 0 V, 45 $\Omega \le$ R <sub>L</sub> $\le$ 50 $\Omega$ , C <sub>L</sub> = open	1.4		3.0	V
V <sub>OD(DOM)</sub>	Differential output voltage, CANH-CANL (dominant)	See $\boxtimes$ 15 and $\boxtimes$ 16, TXD = 0 V, 50 $\Omega$ $\leq$ R <sub>L</sub> $\leq$ 65 $\Omega$ , C <sub>L</sub> = open	1.5		3.0	V
	Differential output voltage, CANH-CANL (dominant)	See $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	1.5		5.0	V
	Differential output voltage, CANH-CANL (recessive)	See $\boxtimes$ 15 and $\boxtimes$ 16, TXD = $V_{CC1}$ , $R_L = 60 \Omega$ , $C_L = open$	-120.0		12.0	mV
$V_{OD(REC)}$	Differential output voltage, CANH-CANL (recessive)	See $\boxtimes$ 15 and $\boxtimes$ 16, TXD = $V_{CC1}$ , $R_L =$ open, $C_L =$ open	-50.0		50.0	mV
V <sub>SYM_DC</sub>	DC Output symmetry (V <sub>CC2</sub> - V <sub>O(CANH)</sub> - V <sub>O(CANL)</sub> )	See $\ensuremath{\mathbb{S}}$ 15 and $\ensuremath{\mathbb{S}}$ 16, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open, TXD = V <sub>CC1</sub> or 0 V	-400.0		400.0	mV
I <sub>SO(SS DO</sub>	See 图 23, VCANH = -5 V to 40 V, CANL -100.0				mA	
M)	current, dominant	See 图 23, VCANL = -5 V to 40 V, CANH = open, TXD = 0 V			100.0	mA
I <sub>SO(SS_RE</sub>	Short circuit current steady state output current, recessive	See 图 23, -27 V ≤ VBUS ≤ 32 V, VBUS = CANH = CANL, TXD = V <sub>CC1</sub>	-5.0		5.0	mA
RECEIVE	R ELECTRICAL CHARACTERISTICS					
	Differential input threshold voltage	See 图 18 and 表 1,  VCM  ≤ 20 V	500.0		900.0	
$V_{IT}$	Differential input threshold voltage	See 图 18 and 表 1, 20 V ≤  VCM  ≤ 30 V	400.0		1000.0	mV
$V_{HYS}$	Hysteresis voltage for differential input threshold	See 图 18 and 表 1		120		111.4
$V_{CM}$	Input common mode range	See 图 18 and 表 1	-30.0		30.0	V
I <sub>OFF(LKG)</sub>	Power-off bus input leakage current	CANH = CANL = 5 V, $V_{CC2}$ to GND via 0 $\Omega$ and 47 $k\Omega$ resistor			4.8	uA
C <sub>I</sub>	Input capacitance to ground (CANH or CANL)	TXD = V <sub>CC1</sub>		24.0	30	pF
C <sub>ID</sub>	Differential input capacitance (CANH-CANL)	TXD = V <sub>CC1</sub>		12.0	15	pF
R <sub>ID</sub>	Differential input resistance	TXD = V <sub>CC1</sub> ; -30 V ≤ VCM ≤ +30 V	30.0		80.0	kΩ
R <sub>IN</sub>	Input resistance (CANH or CANL)	TXD = V <sub>CC1</sub> ; -30 V ≤ VCM ≤ +30 V	15.0		40.0	kΩ
R <sub>IN(M)</sub>	Input resistance matching: (1 - R <sub>IN(CANH)</sub> /R <sub>IN(CANL)</sub> ) x 100%	V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V	-2.0		2.0	%
THERMAI	SHUTDOWN					
T <sub>TSD</sub>	Thermal shutdown temperature	_		170		°C
T <sub>TSD_HYS</sub>	Thermal shutdown hysteresis			5		°C



# 6.11 Switching Characteristics

Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEVICE	SWITCHING CHARACTERISTICS	120. 00.101110110	MIN			01111
DEVICE	WITCHING CHARACTERISTICS	0 17 00 0 0 0 100				
t <sub>PROP(LO</sub>	Total loop delay, driver input TXD to	See $\blacksquare$ 20, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V ≤ V <sub>CC1</sub> ≤ 1.89 V	70	125	198.0	ns
OP1)	receiver RXD, recessive to dominant	See $\boxtimes$ 20, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 2.25 V ≤ V <sub>CC1</sub> ≤ 5.5 V	70	122	192.0	ns
t <sub>PROP(LO</sub>		See $\Xi$ 20, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V ≤ V <sub>CC1</sub> ≤ 1.89 V	70	155	215.0	ns
OP2)	receiver RXD, dominant to recessive	See $\blacksquare$ 20, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 2.25 V ≤ V <sub>CC1</sub> ≤ 5.5 V	70	152	215.0	ns
t <sub>UV_RE_E</sub> NABLE	Re-enable time after Undervoltage event	Time for device to return to normal operation from V <sub>CC1</sub> or V <sub>CC2</sub> under voltage event			300.0	μs
CMTI	Common mode transient immunity	V <sub>CM</sub> = 1200 V <sub>PK</sub> , See 图 24	85	100		kV/μs
DRIVER S	SWITCHING CHARACTERISTICS				<u>.</u>	
t <sub>pHR</sub>	Propagation delay time, HIGH TXD to driver recessive			76	120	
t <sub>pLD</sub>	Propagation delay time, LOW TXD to driver dominant	See $\boxtimes$ 17, R <sub>L</sub> = 60 $\Omega$ and C <sub>L</sub> = 100 pF; input rise/fall time (10% to 90%) on		61	120	ns
t <sub>sk(p)</sub>	Pulse skew ( tpHR - tpLD )	TXD =1 ns		14		115
t <sub>R</sub>	Differential output signal rise time			45		
t <sub>F</sub>	Differential output signal fall time			45		
$V_{SYM}$	Output symmetry (dominant or recessive) (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> ) / V <sub>CC2</sub>	See $\blacksquare$ 17 and $\blacksquare$ 31 , R <sub>TERM</sub> = 60 $\Omega$ , C <sub>SPLIT</sub> = 4.7 nF, C <sub>L</sub> = open, R <sub>L</sub> = open, TXD = 250 kHz, 1 MHz	0.9		1.1	V/V
t <sub>TXD DTO</sub>	Dominant time out	See $\boxtimes$ 22, $R_L = 60 \Omega$ and $C_L = open$	1.2		3.8	ms
RECEIVE	R SWITCHING CHARACTERISTICS				<u>.</u>	
t <sub>pRH</sub>	Propagation delay time, bus recessive input to RXD high output			75	130	ns
t <sub>pDL</sub>	Propogation delay time, bus dominant input to RXD low output	See 图 19, C <sub>L(RXD)</sub> = 15 pF		63	130	ns
t <sub>R</sub>	Output signal rise time(RXD)			1.4		ns
t <sub>F</sub>	Output signal fall time(RXD)			1.8		ns
FD TIMIN	G PARAMETERS				'	
t	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	See $\boxtimes$ 21, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	435.0		530.0	ns
<sup>T</sup> BIT(BUS)	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 200 \text{ ns}$	See $\boxtimes$ 21, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	155.0		210.0	ns
<b>+</b>	Bit time on RXD output pins with t <sub>BIT(TXD)</sub> = 500 ns	See $\boxtimes$ 21, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	400		550.0	ns
<sup>t</sup> BIT(RXD)	Bit time on RXD output pins with t <sub>BIT(TXD)</sub> = 200 ns	See $\boxtimes$ 21, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF, C <sub>L(RXD)</sub> = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	120.0		220.0	ns




## **Switching Characteristics (continued)**

Over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
A+DEC	Receiver timing symmetry with $t_{BIT(TXD)} = 500 \text{ ns}$	See $\begin{tabular}{lll} See & 21, R_L = 60 & \Omega, C_L = 100 pF, \\ C_{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; \Delta tREC = t_{BIT(RXD)} - t_{BIT(BUS)} \\ \end{tabular}$	-65.0	40.0	ns
ΔtREC	Receiver timing symmetry with $t_{BIT(TXD)} = 200 \text{ ns}$	See $\begin{tabular}{lll} See & $21$, R_L = 60 \Omega, C_L = 100 pF, C_L(RXD) = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; \Delta tREC = t_{BIT(RXD)} - t_{BIT(BUS)} \end{tabular}$	-45.0	15.0	ns

#### 6.12 Insulation Characteristics Curves






## 6.13 Typical Characteristics





# Typical Characteristics (接下页)





## 7 Parameter Measurement Information

#### 7.1 Test Circuits




图 15. Driver Voltage, Current and Test Definitions





图 16. Bus Logic State Voltage Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .

## 图 17. Driver Test Circuit and Voltage Waveforms





图 18. Receiver Voltage and Current Definitions



## Test Circuits (接下页)



A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_G =$  50  $\Omega$ .

## 图 19. Receiver Test Circuit and Voltage Waveforms

# 表 1. Receiver Differential Input Voltage Threshold Test

	INPUT			TPUT
V <sub>CANH</sub>	V <sub>CANL</sub>	V <sub>ID</sub>	RXD	
-29.5 V	-30.5 V	1000 mV	L	
30.5 V	29.5 V	1000 mV	L	.,
-19.55 V	-20.45 V	900 mV	L	V <sub>OL</sub>
20.45 V	19.55 V	900 mV	L	
-19.75 V	-20.25 V	500 mV	Н	
20.25 V	19.75 V	500 mV	Н	
-29.8 V	-30.2 V	400 mV	Н	V <sub>OH</sub>
30.2 V	29.8 V	400 mV	Н	
Open	Open	X	Н	




图 20. t<sub>LOOP</sub> Test Circuit and Voltage Waveforms







图 21. CAN FD Timing Parameter Measurement



A. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns,  $t_O = 50$   $\Omega$ .

## 图 22. Dominant Time-out Test Circuit and Voltage Waveforms




图 23. Driver Short-Circuit Current Test Circuit and Waveforms






图 24. Common-Mode Transient Immunity Test Circuit




## 8 Detailed Description

#### 8.1 Overview

The ISO1042 device is a digitally isolated CAN transceiver that offers  $\pm 70\text{-V}$  DC bus fault protection and  $\pm 30\text{-V}$  common-mode voltage range. The device supports up to 5-Mbps data rate in CAN FD mode allowing much faster transfer of payload compared to classic CAN. The ISO1042 device has an isolation withstand voltage of 5000  $V_{RMS}$  and is available in basic and reinforced isolation with a surge test voltage of 6 k $V_{PK}$  and 10 k $V_{PK}$  respectively. The device can operate from 1.8-V, 2.5-V, 3.3-V, and 5-V supplies on side 1 and a 5-V supply on side 2. This supply range is of particular advantage for applications operating in harsh industrial environments because the low voltage on side 1 enables the connection to low-voltage microcontrollers for power conservation, whereas the 5 V on side 2 maintains a high signal-to-noise ratio of the bus signals.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 CAN Bus States

The CAN bus has two states during operation: dominant and recessive. A dominant bus state, equivalent to logic low, is when the bus is driven differentially by a driver. A recessive bus state is when the bus is biased to a common mode of  $V_{CC}$  / 2 through the high-resistance internal input resistors of the receiver, equivalent to a logic high. The host microprocessor of the CAN node uses the TXD pin to drive the bus and receives data from the bus on the RXD pin. See 25 and 26.



### Feature Description (接下页)




图 25. Bus States (Physical Bit Representation)




图 26. Simplified Recessive Common Mode Bias and Receiver

## 8.3.2 Digital Inputs and Outputs: TXD (Input) and RXD (Output)

The  $V_{CC1}$  supply for the isolated digital input and output side of the device can be supplied by 1.8-V, 2.5-V, 3.3-V, and 5-V supplies and therefore the digital inputs and outputs are 1.8-V, 2.5-V, 3.3-V, and 5-V compatible.

注

The TXD pin is very weakly internally pulled up to  $V_{CC1}$ . An external pullup resistor should be used to make sure that the TXD pin is biased to recessive (high) level to avoid issues on the bus if the microprocessor does not control the pin and the TXD pin floats. The TXD pullup strength and CAN bit timing require special consideration when the device is used with an open-drain TXD output on the CAN controller of the microprocessor. An adequate external pullup resistor must be used to make sure that the TXD output of the microprocessor maintains adequate bit timing input to the input on the transceiver.



## Feature Description (接下页)

#### 8.3.3 Protection Features

#### 8.3.3.1 TXD Dominant Timeout (DTO)

The TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where the TXD pin is held dominant longer than the timeout period,  $t_{TXD\_DTO}$ . The DTO circuit timer starts on a falling edge on the TXD pin. The DTO circuit disables the CAN bus driver if no rising edge occurs before the timeout period expires, which frees the bus for communication between other nodes on the network. The CAN driver is activated again when a recessive signal occurs on the TXD pin, clearing the TXD DTO condition. The receiver and RXD pin still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.




图 27. Example Timing Diagram for TXD DTO

注

The minimum dominant TXD time ( $t_{TXD\_DTO}$ ) allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the  $t_{TXD\_DTO}$  minimum, limits the minimum data rate. Calculate the minimum transmitted data rate with  $\Delta \vec{x}$  1.

Minimum Data Rate = 11 /  $t_{TXD DTO}$  (1)

#### 8.3.3.2 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold  $(T_{TSD})$ , the device turns off the CAN driver circuits, blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature  $(T_{TSD\_HYST})$  below the thermal shutdown temperature  $(T_{TSD})$  of the device.



## Feature Description (接下页)

## 8.3.3.3 Undervoltage Lockout and Default State

The supply pins have undervoltage detection that places the device in protected or default mode which protects the bus during an undervoltage event on the  $V_{CC1}$  or  $V_{CC2}$  supply pins. If the bus-side power supply,  $V_{CC2}$ , is less than about 4 V, the power shutdown circuits in the ISO1042 device disable the transceiver to prevent false transmissions because of an unstable supply. If the  $V_{CC1}$  supply is still active when this occurs, the receiver output (RXD) goes to a default HIGH (recessive) value. 表 2 summarizes the undervoltage lockout and fail-safe behavior.

### 表 2. Undervoltage Lockout and Default State

V <sub>CC1</sub>	V <sub>CC2</sub>	DEVICE STATE	BUS OUTPUT	RXD
> UV <sub>VCC1</sub>	> UV <sub>VCC2</sub>	Functional	Per Device State and TXD	Mirrors Bus
<uv<sub>VCC1</uv<sub>	> UV <sub>VCC2</sub>	Protected	Recessive	Undetermined
>UV <sub>VCC1</sub>	< UV <sub>VCC2</sub>	Protected	High Impedance	Recessive (Default High)

注

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation in 300 µs.

#### 8.3.3.4 Floating Pins

Pullup and pulldown resistors should be used on critical pins to place the device into known states if the pins float. The TXD pin should be pulled up through a resistor to the  $V_{CC1}$  pin to force a recessive input level if the microprocessor output to the pin floats.

#### 8.3.3.5 Unpowered Device

The device is designed to be *ideal passive* or *no load* to the CAN bus if it is unpowered. The bus pins (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus which is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

#### 8.3.3.6 CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line has a short-circuit fault condition. The first protection feature is driver current limiting (both dominant and recessive states) and the second feature is TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, therefore the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- Control fields with set bits
- Bit stuffing
- Interframe space
- TXD dominant time out (fault case limiting)

These factors ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits. The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. Use 公式 2 to calculate the average short circuit current.

 $I_{OS(AVG)} = \text{\%Transmit} \times [(\text{\%REC\_Bits} \times I_{OS(SS)\_REC}) + (\text{\%DOM\_Bits} \times I_{OS(SS)\_DOM})] + [\text{\%Receive} \times I_{OS(SS)\_REC}]$ 

#### where

- I<sub>OS(AVG)</sub> is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages



- %REC\_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM\_Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS) REC</sub> is the recessive steady state short circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short circuit current

(2)

#### 注

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

#### 8.4 Device Functional Modes

表 3 and 表 4 list the driver and receiver functions. 表 5 lists the functional modes for the ISO1042 device.

#### 表 3. Driver Function Table

INPUT	OUTI	DRIVEN BUS STATE	
TXD <sup>(1)</sup>	CANH <sup>(1)</sup>	CANL <sup>(1)</sup>	DRIVEN BUS STATE
L	Н	L	Dominant
Н	Z	Z	Recessive

(1) H = high level, L = low level, Z = common mode (recessive) bias to V<sub>CC</sub> / 2. See 

25 and 

26 for bus state and common mode bias information.

表 4. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS $V_{ID} = V_{CANH} - V_{CANL}^{(1)}$	BUS STATE	RXD PIN <sup>(2)</sup>
	$V_{ID} \ge V_{IT(MAX)}$	Dominant	L
Normal	$V_{IT(MIN)} < V_{ID} < V_{IT(MAX)}$	?	?
Normal	$V_{ID} \le V_{IT(MIN)}$	Recessive	Н
	Open (V <sub>ID</sub> ≈ 0 V)	Open	Н

- (1) See Receiver Electrical Characteristics section for input thresholds.
- (2) H = high level, L = low level, ? = indeterminate.

#### 表 5. Function Table<sup>(1)</sup>

		DRIVER		RECEIVER						
INPUTS	OUT	PUTS	BUS STATE	DIFFERENTIAL INPUTS	OUTPUT	BUS STATE				
TXD	CANH	CANL		V <sub>ID</sub> = CANH-CANL <sup>(2)</sup>	RXD					
L <sup>(3)</sup>	Н	L	DOMINANT	$V_{ID} \ge V_{IT(MAX)}$	L	DOMINANT				
Н	Z	Z	RECESSIVE	$V_{IT(MIN)} < V_{ID} < V_{IT(MAX)}$	?	?				
Open	Z	Z	RECESSIVE	$V_{ID} \le V_{IT(MIN)}$	Н	RECESSIVE				
X	Z	Z	RECESSIVE	Open (V <sub>ID</sub> ≈ 0 V)	Н	RECESSIVE				

- (1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance
- (2) See Receiver Electrical Characteristics section for input thresholds.
- (3) Logic low pulses to prevent dominant time-out.



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The ISO1042 device can be used with other components from Texas Instruments such as a microcontroller, a transformer driver, and a linear voltage regulator to form a fully isolated CAN interface.

## 9.2 Typical Application





图 28. Application Circuit With ISO1042 in 16-SOIC Package



## Typical Application (接下页)



Copyright © 2017, Texas Instruments Incorporated

图 29. Application Circuit With ISO1042 in 8-SOIC Package

#### 9.2.1 Design Requirements

Unlike an optocoupler-based solution, which requires several external components to improve performance, provide bias, or limit current, the ISO1042 device only requires external bypass capacitors to operate.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the ISO1042 transceivers.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 Standard. These organizations and standards have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet, and NMEA2000.

The ISO1042 device is specified to meet the 1.5-V requirement with a 50- $\Omega$  load, incorporating the worst case including parallel transceivers. The differential input resistance of the ISO1042 device is a minimum of 30 k $\Omega$ . If 100 ISO1042 transceivers are in parallel on a bus, this requirement is equivalent to a 300- $\Omega$  differential load worst case. That transceiver load of 300  $\Omega$  in parallel with the 60  $\Omega$  gives an equivalent loading of 50  $\Omega$ . Therefore, the ISO1042 device theoretically supports up to 100 transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity, therefore a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 m by careful system design and data-rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes, and a significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. Using this flexibility requires the responsibility of good network design and balancing these tradeoffs.



## Typical Application (接下页)

#### 9.2.2.2 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with  $120-\Omega$  characteristic impedance ( $Z_{\rm O}$ ). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node, but if nodes are removed from the bus, the termination must be carefully placed so that it is not removed from the bus.




图 30. Typical CAN Bus

Termination may be a single  $120-\Omega$  resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination can be used. (See  $\boxed{8}$  31). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.





图 31. CAN Bus Termination Concepts



# Typical Application (接下页)

## 9.2.3 Application Curve



## 9.3 DeviceNet Application




图 33. ISO1042, ISO1211 and SN6505 Used in a DeviceNet Application



## DeviceNet Application (接下页)

₹ 33 shows an application circuit for using ISO1042, ISO1211 and SN6505 in a DeviceNet application. ISO1042 is used to isolate the CAN interface. The ISO1211 24-V digital input receiver is used to detect the absence or presence of the 24-V field supply. The SN6505 push-pull transformer driver, is used to create an auxiliary isolated power supply for the micro-controller side using the 24-V field supply.

## 10 Power Supply Recommendations

To make sure operation is reliable at all data rates and supply voltages, a  $0.1-\mu F$  bypass capacitor is recommended at the input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. In addition, a bulk capacitance, typically 4.7  $\mu F$ , should be placed near the  $V_{CC2}$  supply pin. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's SN6505B. For such applications, detailed power supply design, and transformer selection recommendations are available in the SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet.



## 11 Layout

## 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 34). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

Suggested placement and routing of ISO1042 bypass capacitors and optional TVS diodes is shown in  $\boxtimes$  35 and  $\boxtimes$  36. In particular, place the  $V_{CC2}$  bypass capacitors on the top layer, as close to the device pins as possible, and complete the connection to the  $V_{CC2}$  and  $G_{ND2}$  pins without using vias. Note that the SOIC-16 variant needs two  $V_{CC2}$  bypass capacitor, one on each  $V_{CC2}$  pin.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over lower-cost alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 11.2 Layout Example




Figure 34. Recommended Layer Stack



# Layout Example (接下页)




图 35. 16-DW Layout Example




图 36. 8-DWV Layout Example



### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《数字隔离器设计指南》
- 德州仪器 (TI), 《ISO1042DW 隔离式 CAN 收发器评估模块》 用户指南
- 德州仪器 (TI), 在不牺牲性能或占用空间的情况下隔离您的 CAN 系统 TI 技术手册
- 德州仪器 (TI), 《隔离相关术语》
- 德州仪器 (TI), 高电压增强型隔离: 定义和测试方法
- 德州仪器 (TI), 如何在隔离式 CAN 系统中隔离信号和电源 TI 技术手册
- 德州仪器 (TI), 《如何设计具有正确总线保护的隔离式 CAN 系统》 应用报告

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

#### 12.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 商标

E2E is a trademark of Texas Instruments.

#### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



▲ SSD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 2-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
part framoer	(1)	(2)			(3)	(4)	(5)		(6)
ISO1042BDW	Active	Production	SOIC (DW)   16	40   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B
ISO1042BDWR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B
ISO1042BDWV	Active	Production	SOIC (DWV)   8	64   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B
ISO1042BDWVR	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B
ISO1042DW	Active	Production	SOIC (DW)   16	40   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042
ISO1042DWR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042
ISO1042DWV	Active	Production	SOIC (DWV)   8	64   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042
ISO1042DWVR	Active	Production	SOIC (DWV)   8	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 2-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO1042:

Automotive : ISO1042-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1042BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO1042BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO1042DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO1042DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Dec-2023




#### \*All dimensions are nominal

7 till dillitorioriorio di o riorimilar							
Device	Device Package Type		e Drawing Pins		Length (mm)	Width (mm)	Height (mm)
ISO1042BDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO1042BDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
ISO1042DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO1042DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023


## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO1042BDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO1042BDWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
ISO1042DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO1042DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6






#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





#### NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.






#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司