



# TPD1E0B04 适用于 USB Type-C 和天线保护的单通道 ESD 保护二极管

## 1 特性

- IEC 61000-4-2 4 级（接触）静态放电 (ESD) 保护
  - $\pm 8\text{kV}$  接触放电
  - $\pm 9\text{kV}$  气隙放电
- IEC 61000-4-4 瞬态放电 (EFT) 保护
  - 80A (5/50ns)
- IEC 61000-4-5 浪涌保护
  - 1.7A (8/20 $\mu\text{s}$ )
- IO 电容: 0.13pF（典型值），0.15pF（最大值）
- 直流击穿电压: 6.7V（典型值）
- 超低泄漏电流: 10nA（最大值）
- 低 ESD 钳位电压
- 支持速率最高达 20Gbps 的高速接口
- 低插入损耗: 大于 30GHz（–3dB 带宽）
- 工业温度范围:  $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$
- 超小型 0201 封装

## 2 应用

- 终端设备
  - 便携式计算机和台式机
  - 手机和平板电脑
  - 机顶盒
  - 电视和监视器
  - USB 软件狗
  - 扩展坞
- 接口
  - USB Type-C
  - Thunderbolt 3
  - USB 3.1 第 2 代
  - 高清多媒体接口 (HDMI) 2.0/1.4
  - USB 3.0
  - DisplayPort 1.3
  - PCI Express 3.0
  - 天线

## 3 说明

TPD1E0B04 是一款双向瞬态电压抑制器 (TVS) ESD 保护二极管阵列，用于为 USB Type-C 和 Thunderbolt 3 电路提供保护。TPD1E0B04 的额定 ESD 冲击消散值等于 IEC 61000-4-2（4 级）国际标准中规定的最高水平。

此器件 特有一个 0.13pF IO 电容（每通道），适合于保护速率高达 20Gbps 的高速接口，例如 USB 3.1 Gen2、Thunderbolt 3 以及天线接口。低动态电阻和低钳位电压可针对瞬变事件提供系统级保护。

TPD1E0B04 采用符合行业标准的 0201 (DPL) 封装。


器件信息<sup>(1)</sup>

| 器件型号      | 封装        | 封装尺寸（标称值）       |
|-----------|-----------|-----------------|
| TPD1E0B04 | X2SON (2) | 0.60mm x 0.30mm |

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

典型应用

### USB Type-C Connector



## 目录

|          |                                              |          |           |                                             |           |
|----------|----------------------------------------------|----------|-----------|---------------------------------------------|-----------|
| <b>1</b> | <b>特性</b> .....                              | <b>1</b> | 7.4       | Device Functional Modes.....                | <b>9</b>  |
| <b>2</b> | <b>应用</b> .....                              | <b>1</b> | <b>8</b>  | <b>Application and Implementation</b> ..... | <b>10</b> |
| <b>3</b> | <b>说明</b> .....                              | <b>1</b> | 8.1       | Application Information.....                | <b>10</b> |
| <b>4</b> | <b>修订历史记录</b> .....                          | <b>2</b> | 8.2       | Typical Applications .....                  | <b>10</b> |
| <b>5</b> | <b>Pin Configuration and Functions</b> ..... | <b>3</b> | <b>9</b>  | <b>Power Supply Recommendations</b> .....   | <b>14</b> |
| <b>6</b> | <b>Specifications</b> .....                  | <b>4</b> | <b>10</b> | <b>Layout</b> .....                         | <b>14</b> |
| 6.1      | Absolute Maximum Ratings .....               | <b>4</b> | 10.1      | Layout Guidelines .....                     | <b>14</b> |
| 6.2      | ESD Ratings .....                            | <b>4</b> | 10.2      | Layout Example .....                        | <b>14</b> |
| 6.3      | ESD Ratings—IEC Specification .....          | <b>4</b> | <b>11</b> | <b>器件和文档支持</b> .....                        | <b>15</b> |
| 6.4      | Recommended Operating Conditions.....        | <b>4</b> | 11.1      | 文档支持 .....                                  | <b>15</b> |
| 6.5      | Thermal Information .....                    | <b>4</b> | 11.2      | 接收文档更新通知 .....                              | <b>15</b> |
| 6.6      | Electrical Characteristics.....              | <b>5</b> | 11.3      | 社区资源 .....                                  | <b>15</b> |
| 6.7      | Typical Characteristics .....                | <b>6</b> | 11.4      | 商标 .....                                    | <b>15</b> |
| <b>7</b> | <b>Detailed Description</b> .....            | <b>8</b> | 11.5      | 静电放电警告 .....                                | <b>15</b> |
| 7.1      | Overview .....                               | <b>8</b> | 11.6      | Glossary .....                              | <b>15</b> |
| 7.2      | Functional Block Diagram .....               | <b>8</b> | <b>12</b> | <b>机械、封装和可订购信息</b> .....                    | <b>15</b> |
| 7.3      | Feature Description.....                     | <b>8</b> |           |                                             |           |

## 4 修订历史记录


### Changes from Original (March 2016) to Revision A

Page


|                                |          |
|--------------------------------|----------|
| • 已将器件状态由“产品预览”更改为“量产数据” ..... | <b>1</b> |
|--------------------------------|----------|

## 5 Pin Configuration and Functions

**DPL Package  
2-Pin X2SON  
Top View**



**DPY Package  
2-Pin X1SON  
Top View**



### Pin Functions

| PIN |      | I/O | DESCRIPTION                                                       |
|-----|------|-----|-------------------------------------------------------------------|
| NO. | NAME |     |                                                                   |
| 1   | IO   | I/O | ESD Protected Channel. If used as ESD IO, connect pin 2 to ground |
| 2   | IO   | I/O | ESD Protected Channel. If used as ESD IO, connect pin 1 to ground |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                           |                                               | MIN | MAX | UNIT |
|---------------------------|-----------------------------------------------|-----|-----|------|
| Electrical fast transient | IEC 61000-4-5 (5/50 ns)                       |     | 80  | A    |
| Peak pulse                | IEC 61000-4-5 power ( $t_p$ - 8/20 $\mu$ s)   |     | 15  | W    |
|                           | IEC 61000-4-5 current ( $t_p$ - 8/20 $\mu$ s) |     | 1.7 | A    |
| $T_A$                     | Operating free-air temperature                | –40 | 125 | °C   |
| $T_{stg}$                 | Storage temperature                           | –65 | 155 | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|                                     |                                                                                | VALUE | UNIT |
|-------------------------------------|--------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2500 | V    |
|                                     | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000 |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings—IEC Specification

|                                     |                                 | VALUE | UNIT |
|-------------------------------------|---------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | IEC 61000-4-2 contact discharge | ±8000 | V    |
|                                     | IEC 61000-4-2 air-gap discharge | ±9000 |      |

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|          |                                | MIN  | MAX | UNIT |
|----------|--------------------------------|------|-----|------|
| $V_{IO}$ | Input pin voltage              | –3.6 | 3.6 | V    |
| $T_A$    | Operating free-air temperature | –40  | 125 | °C   |

### 6.5 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | TPD1E0B04   | UNIT |
|-------------------------------|----------------------------------------------|-------------|------|
|                               |                                              | DPL (X2SON) |      |
|                               |                                              | 2 PINS      |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 582         | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 264.5       | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 394.4       | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 36.4        | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 394.4       | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | n/a         | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER   |                                  | TEST CONDITIONS                                                                      | MIN  | TYP  | MAX  | UNIT     |
|-------------|----------------------------------|--------------------------------------------------------------------------------------|------|------|------|----------|
| $V_{RWM}$   | Reverse stand-off voltage        | $I_{IO} < 10 \text{ nA}$                                                             | –3.6 |      | 3.6  | V        |
| $V_{BRF}$   | Breakdown voltage, IO pin to GND | Measured as the maximum voltage before device snaps back into $V_{HOLD}$ voltage     |      | 6.7  |      | V        |
| $V_{BRR}$   | Breakdown voltage, GND to IO pin | Measured as the maximum voltage before device snaps back into $V_{HOLD}$ voltage     |      | –6.7 |      | V        |
| $V_{HOLD}$  | Holding voltage                  | $I_{IO} = 1 \text{ mA}$ , $T_A = 25^\circ\text{C}$                                   | 5    | 5.7  | 6.5  | V        |
| $V_{CLAMP}$ | Clamping voltage                 | $I_{PP} = 1 \text{ A}$ , TLP, from IO to GND                                         |      | 7.2  |      | V        |
|             |                                  | $I_{PP} = 5 \text{ A}$ , TLP, from IO to GND                                         |      | 10.1 |      |          |
|             |                                  | $I_{PP} = 16 \text{ A}$ , TLP, from IO to GND                                        |      | 19   |      |          |
|             |                                  | $I_{PP} = 1 \text{ A}$ , TLP, from GND to IO                                         |      | 7.2  |      |          |
|             |                                  | $I_{PP} = 5 \text{ A}$ , TLP, from GND to IO                                         |      | 10.1 |      |          |
|             |                                  | $I_{PP} = 16 \text{ A}$ , TLP, from GND to IO                                        |      | 19   |      |          |
| $I_{LEAK}$  | Leakage current, IO to GND       | $V_{IO} = \pm 2.5 \text{ V}$                                                         |      |      | 10   | nA       |
| $R_{DYN}$   | Dynamic resistance               | IO to GND                                                                            |      | 1    |      | $\Omega$ |
|             |                                  | GND to IO                                                                            |      | 1    |      |          |
| $C_L$       | Line capacitance                 | $V_{IO} = 0 \text{ V}$ , $f = 1 \text{ MHz}$ , IO to GND<br>$T_A = 25^\circ\text{C}$ |      | 0.13 | 0.15 | pF       |

## 6.7 Typical Characteristics




Figure 1. Positive TLP Curve




Figure 2. Negative TLP Curve




Figure 3. 8-kV IEC Waveform




Figure 4. -8-kV IEC Waveform




Figure 5. Surge Curve ( $t_p = 8/20\mu s$ ), IO Pin to GND






Figure 6. Capacitance vs. Bias Voltage


## Typical Characteristics (continued)




**Figure 7. Leakage Current vs. Temperature**




**Figure 8. DC Voltage Sweep I-V Curve**




**Figure 9. Capacitance vs. Frequency**



**Figure 10. Insertion Loss**



**Figure 11. USB3.1 Gen 2 10-Gbps Eye Diagram (Bare Board)**




**Figure 12. USB3.1 Gen 2 10-Gbps Eye Diagram (with TPD1E0B04)**

## 7 Detailed Description

### 7.1 Overview

The TPD1E0B04 device is a bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes at the maximum level specified by the IEC 61000-4-2 International Standard (contact). The ultra-low capacitance makes this device ideal for protecting any super high-speed signal pins including Thunderbolt 3. The low capacitance allows for extremely low losses even at RF frequencies such as USB 3.1 Gen 2, Thunderbolt 3, or antenna applications.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 7.3 Feature Description

#### 7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to  $\pm 8$ -kV contact and  $\pm 9$ -kV air gap. An ESD-surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50- $\Omega$  impedance). An ESD-surge clamp diverts the current to ground.

#### 7.3.3 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 1.7 A and 15 W (8/20  $\mu$ s waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.4 IO Capacitance

The capacitance between each I/O pin to ground is 0.13 pF (typical) and 0.15 pF (maximum). This device supports data rates in excess of 20 Gbps.

#### 7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is  $\pm 6.7$  V (typical). This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of  $\pm 3.6$  V.

#### 7.3.6 Ultra Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of  $\pm 2.5$  V.

#### 7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 10.1 V ( $I_{PP} = 5$  A).

#### 7.3.8 Supports High Speed Interfaces

This device is capable of supporting high speed interfaces in excess of 20 Gbps, because of the extremely low IO capacitance.

#### 7.3.9 Industrial Temperature Range

This device features an industrial operating range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

## **Feature Description (continued)**

### **7.3.10 Industry Standard Package**

The layout of this device makes it simple and easy to add protection to an existing layout. The package is offered in industry standard 0201 footprint, requiring minimal modification to an existing layout.

### **7.4 Device Functional Modes**

The TPD1E0B04 device is a passive integrated circuit that triggers when voltages are above  $V_{BRF}$  or below  $V_{BRR}$ . During ESD events, voltages as high as  $\pm 9$  kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of TPD1E0B04 (usually within 10s of nano-seconds) the device reverts to passive.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD1E0B04 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a safe level for the protected IC.

### 8.2 Typical Applications

#### 8.2.1 USB Type-C Application



**Figure 13. USB Type-C for Thunderbolt 3 ESD Schematic**

##### 8.2.1.1 Design Requirements

For this design example eight TPD1E0B04 devices and two TPD4E05U06 devices are being used in a USB Type-C for Thunderbolt 3 application. This provides a complete ESD protection scheme.

Given the Thunderbolt 3 application, the parameters listed in [Table 1](#) are known.

**Table 1. Design Parameters**

| DESIGN PARAMETER                                | VALUE         |
|-------------------------------------------------|---------------|
| Signal range on superspeed Lines                | 0 V to 3.6 V  |
| Operating frequency on superspeed Lines         | up to 10 GHz  |
| Signal range on CC, SBU, and DP/DM Lines        | 0 V to 5 V    |
| Operating frequency on CC, SBU, and DP/DM Lines | up to 480 MHz |

### 8.2.1.2 Detailed Design Procedure


#### 8.2.1.2.1 Signal Range

The TPD1E0B04 supports signal ranges between  $-3.6$  V and  $3.6$  V, which supports the SuperSpeed pairs on the USB Type-C application. The TPD4E05U06 supports signal ranges between  $0$  V and  $5.5$  V, which supports the CC, SBU, and DP-DM lines.


#### 8.2.1.2.2 Operating Frequency

The TPD1E0B04 has a  $0.13$  pF (typical) capacitance, which supports the Thunderbolt 3 data rates of  $20$  Gbps. The TPD4E05U06 has a  $0.5$ -pF (typical) capacitance, which easily supports the CC, SBU, and DP-DM data rates.

### 8.2.1.3 Application Curves



**Figure 14. USB 3.1 Gen 2 10-Gbps Eye Diagram (Bare Board)**



**Figure 15. USB 3.1 Gen 2 10-Gbps Eye Diagram (with TPD1E0B04)**

## TPD1E0B04

ZHCSF86A – MARCH 2016 – REVISED JUNE 2016

www.ti.com.cn




Figure 16. Insertion Loss

### 8.2.2 WiFi Antenna Application




Figure 17. WiFi Antenna Schematic

#### 8.2.2.1 Design Requirements

For this design example one TPD1E0B04 device for a 5-GHz WiFi antenna application. This provides a complete ESD protection scheme.

Given the WiFi antenna application, the parameters listed in Table 2 are known.

Table 2. Design Parameters

| DESIGN PARAMETER    | VALUE                  |
|---------------------|------------------------|
| Signal range        | –3.16 V to +3.16 V     |
| Operating frequency | 5.170 GHz to 5.835 GHz |

#### 8.2.2.2 Detailed Design Procedure


##### 8.2.2.2.1 Signal Range

The TPD1E0B04 supports signal ranges between –3.6 V and 3.6 V, which supports the antenna signal range. The signal range shown assumes maximum transmit power of 200 mW into a 50-Ω antenna.


##### 8.2.2.2.2 Operating Frequency

The TPD1E0B04 has a 0.13 pF (typical) capacitance, which supports extremely high data rates. The capacitance vs. frequency and bias voltages are exceedingly low, allowing for very low RF loss and known impedance characteristics. Since capacitance and loss changes very little across the operating frequencies, there must be minimal disturbance on the line.


### 8.2.2.3 Application Curves



**Figure 18. Capacitance vs. Frequency**



**Figure 19. Capacitance vs. Bias Voltage**



**Figure 20. Insertion Loss**

## 9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification to ensure the device functions properly.

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Example




Figure 21. USB Type-C Mid-Mount, Hybrid Connector ESD Layout

## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

相关文档请参见以下部分：

《TPD1E0B04 评估模块用户指南》，[SLVUAN6](#)

### 11.2 接收文档更新通知

如需接收文档更新通知，请访问 [ti.com](#) 上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

| Orderable part number         | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">TPD1E0B04DPLR</a> | Active        | Production           | X2SON (DPL)   2 | 15000   LARGE T&R     | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 8                   |
| <a href="#">TPD1E0B04DPLT</a> | Active        | Production           | X2SON (DPL)   2 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 8                   |
| <a href="#">TPD1E0B04DPYR</a> | Active        | Production           | X1SON (DPY)   2 | 10000   LARGE T&R     | Yes         | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM                | -40 to 125   | 5D                  |
| <a href="#">TPD1E0B04DPYT</a> | Active        | Production           | X1SON (DPY)   2 | 250   SMALL T&R       | Yes         | NIPDAU   NIPDAUAG                    | Level-1-260C-UNLIM                | -40 to 125   | 5D                  |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ   | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|-------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPD1E0B04DPLR | X2SON        | DPL             | 2    | 15000 | 178.0              | 9.5                | 0.39    | 0.68    | 0.38    | 2.0     | 8.0    | Q1            |
| TPD1E0B04DPLR | X2SON        | DPL             | 2    | 15000 | 178.0              | 8.4                | 0.36    | 0.66    | 0.33    | 2.0     | 8.0    | Q1            |
| TPD1E0B04DPLT | X2SON        | DPL             | 2    | 250   | 178.0              | 9.5                | 0.39    | 0.68    | 0.38    | 2.0     | 8.0    | Q1            |
| TPD1E0B04DPLT | X2SON        | DPL             | 2    | 250   | 178.0              | 8.4                | 0.36    | 0.66    | 0.33    | 2.0     | 8.0    | Q1            |
| TPD1E0B04DPYR | X1SON        | DPY             | 2    | 10000 | 180.0              | 8.4                | 0.67    | 1.15    | 0.46    | 2.0     | 8.0    | Q2            |
| TPD1E0B04DPYT | X1SON        | DPY             | 2    | 250   | 180.0              | 8.4                | 0.67    | 1.15    | 0.46    | 2.0     | 8.0    | Q2            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ   | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|-------|-------------|------------|-------------|
| TPD1E0B04DPLR | X2SON        | DPL             | 2    | 15000 | 184.0       | 184.0      | 19.0        |
| TPD1E0B04DPLR | X2SON        | DPL             | 2    | 15000 | 205.0       | 200.0      | 33.0        |
| TPD1E0B04DPLT | X2SON        | DPL             | 2    | 250   | 184.0       | 184.0      | 19.0        |
| TPD1E0B04DPLT | X2SON        | DPL             | 2    | 250   | 205.0       | 200.0      | 33.0        |
| TPD1E0B04DPYR | X1SON        | DPY             | 2    | 10000 | 210.0       | 185.0      | 35.0        |
| TPD1E0B04DPYT | X1SON        | DPY             | 2    | 250   | 210.0       | 185.0      | 35.0        |

## GENERIC PACKAGE VIEW

**DPY 2**

**X1SON - 0.45 mm max height**


1 x 0.6 mm

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




DPY0002A



# PACKAGE OUTLINE

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4224561/C 07/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT



DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:60X



SOLDER MASK DETAILS

4224561/C 07/2024

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:60X


4224561/C 07/2024

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DPL (R-PX2SON-N2)

PLASTIC SMALL OUTLINE NO-LEAD



4212149/B 10/11




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

DPL (R-PX2SON-N2)

SMALL PACKAGE OUTLINE NO-LEAD

Example Board Layout

Example Stencil Design  
(Note E)



4217903/A 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司