

SN74AHC1G08

ZHCSMG7R - MARCH 1996 - REVISED JANUARY 2024

SN74AHC1G08 单路双输入正与门

1 特性

- 工作电压范围: 2V 至 5.5V
- 5V 时 t_{pd} 最大值为 7ns
- 低功耗,I_{CC} 最大值为 10μA
- 电压为 5V 时,输出驱动为 ±8mA
- 所有输入支持施密特触发操作,使得电路允许输入 缓慢上升和下降
- 闩锁性能超过 250mA,符合 JESD 17 规范的要求

2 应用

- 条形码扫描器
- 电缆解决方案
- 电子书
- 嵌入式个人电脑 (PC)
- 现场变送器:温度或压力传感器
- 指纹识别
- HVAC: 暖通空调
- 网络附属存储 (NAS)
- 服务器主板和电源装置 (PSU)
- 软件定义的无线电 (SDR)
- 电视:高清电视 (HDTV)、LCD 电视和数字电视
- 视频通信系统
- 无线数据访问卡、耳机、键盘、鼠标和局域网 (LAN)卡

3 说明

SN74AHC1G08 器件是一个单通道双输入正与门。该 器件以正逻辑执行布尔函数 $Y = A ext{ ● } B ext{ 琙 } Y = \overline{A + B}$ 。

封装信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 ⁽²⁾ | 封装尺寸 ⁽³⁾ |
|-------------|--------------------------|---------------------|---------------------|
| | DBV (SOT-23 , 5) | 2.9mm x 2.8mm | 2.9mm x 1.6mm |
| SN74AHC1G08 | DCK (SC-70 , 5) | 2mm x 2.1mm | 2mm x 1.25mm |
| | DRL (SOT, 5) | 1.6mm x 1.6mm | 1.6mm x 1.2mm |

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)
- (2) 封装尺寸(长x宽)为标称值,并包括引脚(如适用)。
- 封装尺寸(长×宽)为标称值,不包括引脚。



逻辑图(正逻辑)

English Data Sheet: SCLS314




Table of Contents

| 1 特性1 | 7.3 Feature Description | 8 |
|---|---|----------|
| 2 应用1 | 7.4 Device Functional Modes | |
| 3 说明1 | 8 Application and Implementation | 9 |
| 4 Pin Configuration and Functions3 | 8.1 Application Information | 9 |
| 5 Specifications4 | 8.2 Typical Application | |
| 5.1 Absolute Maximum Ratings4 | 8.3 Power Supply Recommendations | |
| 5.2 ESD Ratings4 | 8.4 Layout | 10 |
| 5.3 Recommended Operating Conditions4 | 9 Device and Documentation Support | |
| 5.4 Thermal Information5 | 9.1 Documentation Support (Analog) | 12 |
| 5.5 Electrical Characteristics5 | 9.2 接收文档更新通知 | 12 |
| 5.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V5 | 9.3 支持资源 | 12 |
| 5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6 | 9.4 Trademarks | |
| 5.8 Operating Characteristics6 | 9.5 静电放电警告 | 12 |
| 5.9 Typical Characteristics6 | 9.6 术语表 | 12 |
| 6 Parameter Measurement Information7 | 10 Revision History | 12 |
| 7 Detailed Description8 | 11 Mechanical, Packaging, and Orderable | |
| 7.1 Overview8 | Information | 12 |
| 7.2 Functional Block Diagram8 | | |



4 Pin Configuration and Functions







图 4-2. DCK Package 5-Pin SC70 Top View

图 4-1. DBV Package 5-Pin SOT-23 Top View



See mechanical drawings for dimensions (in #11).

图 4-3. DRL Package 5-Pin SOT Top View

表 4-1. Pin Functions

| F | PIN | | DESCRIPTION |
|-----|------|---------------------|-------------|
| NO. | NAME | TYPE ⁽¹⁾ | DESCRIPTION |
| 1 | Α | I | Data Input |
| 2 | В | I | Data Input |
| 3 | GND | _ | Ground |
| 4 | Y | 0 | Data Output |
| 5 | VCC | _ | Power |

Product Folder Links: SN74AHC1G08

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

提交文档反馈



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|---|---------------------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage | | -0.5 | 7 | V |
| VI | Input voltage ⁽²⁾ | -0.5 | 7 | V | |
| Vo | Output voltage ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA |
| I _{OK} | Output clamp current | $V_O < 0$ or $V_O > V_{CC}$ | | ±20 | mA |
| Io | Continuous output current | V _O = 0 to V _{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or G | ND | | ±50 | mA |
| TJ | Junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---------------|--|-------|------|
| | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | |
| V _(ESD) | discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±1000 | V |

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT | |
|-----------------|--|--|------|-----------------|-------|--|
| V _{CC} | Supply voltage | | 2 | 5.5 | V | |
| | | V _{CC} = 2 V | 1.5 | | | |
| V _{IH} | High-level input voltage | V _{CC} = 3 V | 2.1 | | V | |
| | | $V_{CC} = 5.5 V$ | 3.85 | | | |
| | | V _{CC} = 2 V | | 0.5 | | |
| V _{IL} | Low-level Input voltage | V _{CC} = 3 V | | 0.9 | V | |
| | | V _{CC} = 5.5 V | | 1.65 | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | V | |
| | | V _{CC} = 2 V | | -50 | μA | |
| I _{OH} | High-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | -4 | mA | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | -8 | | |
| | | V _{CC} = 2 V | | 50 | μA | |
| I _{OL} | Low-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 4 | mA | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 8 | ША | |
| Δt/Δν | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | | 100 | nc/\/ | |
| ΔυΔν | Input transition rise or fall rate | $V_{CC} = 5 V \pm 0.5 V$ | | 20 | ns/V | |

Product Folder Links: SN74AHC1G08

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|----------------|--------------------------------|-----|-----|------|
| T _A | Operating free-air temperature | -55 | 125 | °C |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

5.4 Thermal Information

| | | SN74AHC1G08 | | | | | |
|-----------------|--|--------------|----------------------|--------|------|--|--|
| | THERMAL METRIC(1) | DBV (SOT-23) | DCK (SC70) DRL (SOT) | | UNIT | | |
| | | 5 PINS | 5 PINS | 5 PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 278 | 289.2 | 142 | °C/W | | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V | т | A = 25°C | | $T_A = -55^{\circ}C$ to | 125°C | UNIT |
|-----------------|------------------------------|---|-----------------|------|----------|------|-------------------------|-------|------|
| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | MIN | MAX | UNII |
| | | | 2 V | 1.9 | 2 | | 1.9 | | |
| | | $I_{OH} = -50 \mu A$ | 3 V | 2.9 | 3 | | 2.9 | | |
| V _{OH} | High level output voltage | | 4.5 V | 4.4 | 4.5 | | 4.4 | | V |
| | veillage | I _{OH} = -4 mA | 3 V | 2.58 | | | 2.48 | | |
| | | I _{OH} = -8 mA | 4.5 V | 3.94 | | | 3.8 | | |
| | | | 2 V | | | 0.1 | | 0.1 | |
| | | I _{OL} = 50 μA | 3 V | | | 0.1 | | 0.1 | |
| V _{OL} | Low level output voltage | • | 4.5 V | | | 0.1 | | 0.1 | V |
| | vollago | I _{OL} = 4 mA | 3 V | | | 0.36 | | 0.44 | |
| | | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | |
| I | Input leakage current | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1 | μΑ |
| I _{CC} | Supply current | $V_1 = V_{CC}$ or GND, $I_0 = 0$ | 5.5 V | | | 1 | | 10 | μΑ |
| Ci | Input Capacitance | V _I = V _{CC} or GND | 5 V | | 4 | 10 | | 10 | pF |

5.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | OUTPUT CAPACITANCE | • | | T _A = 25°C | | $T_A = -40^{\circ} \text{C to } 85^{\circ} \text{C}$ | | o 85°C | T _A = -55°C to 125°C | | UNIT |
|------------------|-----------------|----------------|------------------------|-----|-----|-----------------------|-----|--|-----|--------|------------------------------------|--|------|
| | (INFOI) | (OUTFUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | | |
| t _{PLH} | A or B | V | C ₁ = 15 pF | | 6.2 | 8.8 | 1 | 10.5 | 1 | 11 | ns | | |
| t _{PHL} | AUID | ' | CL = 15 pr | | 6.2 | 8.8 | 1 | 10.5 | 1 | 11 | 115 | | |
| t _{PLH} | A or B | rB Y |) V 0 - 50 - 5 | | 8.7 | 12.3 | 1 | 14 | 1 | 14.5 | no | | |
| t _{PHL} | AUID | | C _L = 50 pF | | 8.7 | 12.3 | 1 | 14 | 1 | 14.5 | ns | | |

Product Folder Links: SN74AHC1G08

English Data Sheet: SCLS314



5.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | AMETER FROM TO | | OUTPUT CAPACITANCE | Т, | _A = 25°C | | T _A = -40°C | to 85°C | T _A = -55° 125°C | | UNIT |
|------------------|----------------|----------|------------------------|------------|---------------------|-----|------------------------|---------|--------------------------------|-----|------|
| | (INFOI) | (OUTFUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | A or B | Υ | C _L = 15 pF | | 4.3 | 5.9 | 1 | 7 | 1 | 7.5 | no |
| t _{PHL} | AUID | | | OL - 13 pr | | 4.3 | 5.9 | 1 | 7 | 1 | 7.5 |
| t _{PLH} | A or P | V | $C_1 = 50 pF$ | | 5.8 | 7.9 | 1 | 9 | 1 | 9.5 | 20 |
| t _{PHL} | A or B | f | O _L = 50 pr | | 5.8 | 7.9 | 1 | 9 | 1 | 9.5 | ns |

5.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | TEST C | CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|------------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 18 | pF |

5.9 Typical Characteristics





图 5-1. Response Time vs Output Voltage ($T_A = 25$ °C, $V_A = 5$ V)



6 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit and Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7

7 Detailed Description

7.1 Overview

The SN74AHC1G08 device is a single 2-input positive-AND gate. The device performs the Boolean function $Y = A \bullet B$ or $Y = \overline{A + B}$ in positive logic.

7.2 Functional Block Diagram



图 7-1. Logic Diagram (Positive Side)

7.3 Feature Description

The SN74AHC1G08 device has a wide operating V_{CC} range of 2 V to 5.5 V, which allows it to be used in a broad range of systems. The low propagation delay allows fast switching and higher operation speeds. In addition, the low-power consumption makes this device a good choice for portable and battery power-sensitive applications.

7.4 Device Functional Modes

表 7-1 lists the functional modes for SN74AHC1G08.

表 7-1. Function Table

| INPU | OUTPUT (2) | | | | |
|------|------------|---|--|--|--|
| A | В | Y | | | |
| Н | Н | Н | | | |
| L | Х | L | | | |
| Х | L | L | | | |

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

A common application for AND gates is their use in power sequencing. Power sequencing is often employed in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning. Using the SN74AHC1G08 to verify that the processor has turned on can protect it from any harmful signals.

8.2 Typical Application




图 8-1. Power Sequencing Application

8.2.1 Design Requirements

The SN74AHC1G08 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

The SN74AHC1G08 allows switching control of analog and digital signals with a digital control signal. All input signals should remain as close to either 0 V or V_{CC} as possible for optimal operation.

8.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in the # 5.3 table.
 - For specified high and low levels, see V_{IH} and V_{II} in the # 5.3 table.
 - Inputs and outputs are overvoltage tolerant and can therefore go as high as 5.5 V at any valid V_{CC}.
- 2. Recommended output conditions:
 - Load currents should not exceed ±50 mA.
- 3. Frequency selection criterion:
 - The effects of frequency upon the device's power consumption should be studied in CMOS Power Consumption and CPD Calculation, SCAA035.
 - Added trace resistance and capacitance can reduce maximum frequency capability; follow the layout practices listed in the #8.4 section.


Product Folder Links: SN74AHC1G08

提交文档反馈

9



8.2.3 Application Curves



8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the $\frac{\pi}{5.3}$ table.

Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F bypass capacitor is recommended for devices with a single supply. If multiple pins are labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. Use multiple bypass capacitors in parallel to reject different frequencies of noise. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.


8.4 Layout

8.4.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 8 8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



8.4.1.1 Layout Example



提交文档反馈

11



9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- CMOS Power Consumption and CPD Calculation, SCAA035
- Selecting the Right Texas Instruments Signal Switch, SZZA030

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

| Changes from Re | vision Q (October 2023) to Revision R (January 2024) | Page |
|----------------------------------|--|------|
| Updated RθJA | values: DBV = 206 to 278, all values in °C/W | 5 |
| | | |

Updated RθJA values: DCK = 252 to 289.2, all values in °C/W5

11 Mechanical, Packaging, and Orderable Information

Changes from Revision P (March 2016) to Revision Q (October 2023)

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

<u>提交文档反馈</u> Copyright © 2024 Texas Instruments Incorporated

www.ti.com 2-May-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|-------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|---|
| SN74AHC1G08DBV3 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SNBI | Level-1-260C-UNLIM | -55 to 125 | A08Y |
| SN74AHC1G08DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | SN Level-1-260C-UNLIM | | (38EH, 3BVF, A083, A08G, A08J, A 08L, A08S) |
| SN74AHC1G08DBVRE4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | A08G |
| \$N74AHC1G08DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | A08G |
| SN74AHC1G08DBVT | Obsolete | Production | SOT-23 (DBV) 5 | - | - | Call TI | Call TI | -55 to 125 | (A083, A08G, A08J, A08S) |
| SN74AHC1G08DBVTG4 | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | A08G |
| SN74AHC1G08DCK3 | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | SNBI | Level-1-260C-UNLIM | -55 to 125 | AEY |
| SN74AHC1G08DCKR | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -55 to 125 | (1B9, AE3, AEG, AE J, AEL, AES) |
| \$N74AHC1G08DCKRE4 | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AE3 |
| \$N74AHC1G08DCKRG4 | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AE3 |
| SN74AHC1G08DCKT | Obsolete | Production | SC70 (DCK) 5 | - | - | Call TI | Call TI | -55 to 125 | (AE3, AEG, AEJ, AE S) |
| SN74AHC1G08DCKTE4 | Active | Production | SC70 (DCK) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AE3 |
| SN74AHC1G08DCKTG4 | Active | Production | SC70 (DCK) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AE3 |
| SN74AHC1G08DRLR | Active | Production | SOT-5X3 (DRL) 5 | 4000 LARGE T&R | Yes | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -55 to 125 | (AEB, AES) |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 2-May-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G08:

Automotive: SN74AHC1G08-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 16-May-2025


TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DBVTG4 | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 8.4 | 2.3 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DCKRG4 | SC70 | DCK | 5 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DCKTG4 | SC70 | DCK | 5 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74AHC1G08DRLR | SOT-5X3 | DRL | 5 | 4000 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |




www.ti.com 16-May-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|-------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| SN74AHC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 | |
| SN74AHC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 | |
| SN74AHC1G08DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 | |
| SN74AHC1G08DBVTG4 | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 | |
| SN74AHC1G08DCKR | SC70 | DCK | 5 | 3000 | 210.0 | 185.0 | 35.0 | |
| SN74AHC1G08DCKRG4 | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 | |
| SN74AHC1G08DCKTG4 | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 | |
| SN74AHC1G08DRLR | SOT-5X3 | DRL | 5 | 4000 | 202.0 | 201.0 | 28.0 | |






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司