











## DAC80502, DAC70502, DAC60502

ZHCSKJ2A - NOVEMBER 2019 - REVISED APRIL 2020

# 具有精密内部基准的 DACx0502 双通道 16 位、14 位和 12 位 1LSB INL 电压输出 DAC

## 1 特性

- 16 位性能: 1LSB INL 和 DNL (最大值)
- 低毛刺脉冲能量: 4nV-s
- 宽电源电压范围: 2.7V 至 5.5V
- 缓冲输出范围: 5V、2.5V 或 1.25V
- 低功耗: 1mA/通道 (5.5V)
- 集成 5ppm/°C (最大值)、2.5V 精密基准
- 引脚可选串行接口
  - 3 线制,兼容 SPI,高达 50MHz
  - 两线制,兼容 I<sup>2</sup>C
- 上电复位:零电平或中间电平
- VDD = 5.5V 时的 VIH 为 1.62V
- 温度范围: -40°C 至 +125°C
- 封装: 微型 10 引脚 WSON

### 2 应用

- 示波器 (DSO)
- 电池测试
- 半导体测试
- 数据采集 (DAQ)
- LCD 测试
- 小型蜂窝基站
- 模拟输出模块
- 过程分析(pH、气体、浓度、力和湿度)
- 直流电源、交流电源、电子负载

## 3 说明

16 位 DAC80502、14 位 DAC70502 和 12 位 DAC60502 (DACx0502) 数模转换器 (DAC) 均为具有电压输出的高精度、低功耗器件。

DACx0502 线性度小于 1LSB。凭借高精度和微型封装特性,DACx0502 非常适合以下应用:增益和失调电压校准、电流或电压设置点设定和电源控制。这些器件包括一个 2.5V、5ppm/°C 内部基准,可提供 1.25V、2.5V 或 5V 的满量程输出电压范围。DACx0502 采用了上电复位电路,可确保 DAC 输出根据 RSTSEL 引脚的状态以零电平或中间电平上电,并在向器件写入有效代码之前一直保持该电平。


DACx0502 的数字接口可通过 SPI2C 引脚配置为 SPI 或  $I^2$ C 模式。在 SPI 模式下,DACx0502 使用一个在 高达 50MHz 的时钟频率下运行的通用 3 线制串行接口。在  $I^2$ C 模式下,DACx0502 支持标准 (100kbps)、快速 (400kbps) 和快速+ (1.0Mbps) 工作模式。

#### 器件信息(1)

	BB 11 1B 10.	
器件型号	封装	封装尺寸 (标称值)
DAC80502		
DAC70502	WSON (10)	2.50mm × 2.50mm
DAC60502		

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。

## 功能方框图





	ļ.	目录		
1	特性1		8.5 Programming	2
2	应用1		8.6 Register Maps	
3	说明1	9	Application and Implementation	
4	修订历史记录 2		9.1 Application Information	
5	Device Comparison Table3		9.2 Typical Application	
6	Pin Configuration and Functions 3		9.3 System Examples	
7	Specifications4		9.4 What To Do and What Not To Do	
-	7.1 Absolute Maximum Ratings 4		9.5 Initialization Setup	
	7.2 ESD Ratings	10		
	7.3 Recommended Operating Conditions	11	<i>y</i>	
	7.4 Thermal Information		11.1 Layout Guidelines	
	7.5 Electrical Characteristics5		11.2 Layout Example	
	7.6 Timing Requirements : SPI Mode9	12	- mm	
	7.7 Timing Requirements : I <sup>2</sup> C Standard Mode 9		12.1 文档支持	
	7.8 Timing Requirements: I <sup>2</sup> C Fast Mode9		12.2 相关链接	
	7.9 Timing Requirements: I <sup>2</sup> C Fast-Mode Plus 10		12.3 接收文档更新通知	
	7.10 Typical Characteristics11		12.4 支持资源	
8	Detailed Description		12.5 商标	
	8.1 Overview		12.6 静电放电警告	
	8.2 Functional Block Diagram 20		12.7 Glossary	
	8.3 Feature Description	13	3 机械、封装和可订购信息	39
	8.4 Device Functional Modes22			


4	修订历史记录			
Ch	nanges from Original (Novemb	per 2019) to Revision A		Page
•	已更改 将器件从"预告信息(预	〔发布〕"更改为"生产数据(〕	E在供货)"	1



## 5 Device Comparison Table

DEVICE	RESOLUTION	REFERENCE
DAC80502	16-bit	Internal (default) or external
DAC70502	14-bit	Internal (default) or external
DAC60502	12-bit	Internal (default) or external

## 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		TVDE	DESCRIPTION		
NAME NO.		TYPE	DESCRIPTION		
AGND	4	Ground	Ground reference point for all circuitry on the device		
RSTSEL	3	Input	Reset select pin. DACs power up to zero scale if RSTSEL = AGND. DACs power up to midscale if RSTSEL = VDD		
SCLK/SCL 6 Input Serial into		Input	Serial interface clock. SPI or I <sup>2</sup> C mode.		
SDIN/SDA	8	Input/Output	SPI mode: Serial interface data input. Data are clocked into the input shift register on each falling edge of the SCLK pin.  12C mode: Data are clocked into or out of the input register. This pin is a bidirectional, SDA drain data line that must be connected to the supply voltage with an external pull-up resistor.		
SPI2C	5	Input	Interface select pin. The SPI2C pin must be kept static after device powers up. If $SPI2C = 0$ , the digital interface is in $SPI$ mode If $SPI2C = 1$ , the digital interface is in $I^2C$ mode		
SYNC/A0	7	Input	SPI mode: Active low serial data enable. This input is the frame-synchronization signal for the serial data. When the signal goes low, the serial interface input shift register is enabled. I <sup>2</sup> C mode: Four-state address input.		
VDD	1	Power	Analog supply voltage (2.7 V to 5.5 V)		
VOUTA	2	Output	Analog output voltage from DAC A		
VOUTB	9	Output	Analog output voltage from DAC B		
VREFIO	10	Input/Output	When using the internal reference, this pin is the reference output voltage pin (default). When operating with an external reference, this pin is the reference input to the device.		



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

1 5	1 0 1			
		MIN	MAX	UNIT
	VDD to AGND	-0.3	6	
Input voltage	VREFIO to AGND	-0.3	VDD + 0.3	V
	Digital input(s) to AGND	-0.3	VDD + 0.3	
Output voltage	VOUTx to AGND	-0.3	VDD + 0.3	V
Input current	Current into any pin	-10	10	mA
T	Junction temperature (T <sub>J</sub> )	-40	150	00
Temperature	Storage temperature (T <sub>stg</sub> )	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\ <u>/</u>
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
POWER SUPPLY				
VDD to AGND	Positive supply voltage to ground	2.7	5.5	V
DIGITAL INPUTS				
VIH	Input high voltage	1.62		V
VIL	Input low voltage		0.45	V
REFERENCE INPUT				
VREFIO to AGND	2.7 V ≤ VDD < 3.3 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × (VDD – 0.2)	V
VREFIO to AGND	2.7 V ≤ VDD < 3.3 V, reference divider enabled (REF-DIV bit = 1)	2.4	(VDD – 0.2)	V
VREFIO to AGND	3.3 V ≤ VDD ≤ 5.5 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × VDD	V
VREFIO to AGND	3.3 V ≤ VDD ≤ 5.5 V, reference divider enabled (REF-DIV bit = 1)	2.4	VDD	V
TEMPERATURE				
T <sub>A</sub>	Operating temperature	-40	125	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

		DACx0502	
	THERMAL METRIC <sup>(1)</sup>	DRX (WSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	99.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	49.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	35.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Electrical Characteristics

all minimum and maximum values at  $T_A = -40$ °C to +125°C and all typical values at  $T_A = 25$ °C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, external or internal VREFIO = 1.25 V to 5.5 V,  $R_{LOAD} = 2$  k $\Omega$  to AGND,  $C_{LOAD} = 200$  pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	PERFORMANCE		,			
		DAC80502	16			
	Resolution	DAC70502	14			Bits
		DAC60502	12			
INL	Integral nonlinearity <sup>(1)</sup>		-1		1	LSB
DNL	Differential nonlinearity <sup>(1)</sup>		-1		1	LSB
TUE	Total unadjusted error <sup>(1)</sup>		-0.1	0.04	0.1	%FSR
	Zero code error <sup>(1)</sup>	DAC loaded with zero scale code	-1.5	0.5	1.5	mV
	Zero code error temperature coefficient <sup>(1)</sup>			±2		μV/°C
	Offset error <sup>(1)</sup>		-1.5	0.5	1.5	mV
	Offset error temperature coefficient (1)			±2		μV/°C
	Gain error <sup>(1)</sup>		-0.1	0.04	0.1	%FSR
	Gain error temperature coefficient <sup>(1)</sup>			±1		ppm FSR/°C
	Full-scale error <sup>(1)</sup>		-0.1	0.04	0.1	%FSR
	Full-scale error temperature coefficient <sup>(1)</sup>			±2		ppm FSR/°C

<sup>(1)</sup> End point fit between code 256 to code 64,511 for 16-bit, code 64 to code 16,127 for 14-bit, code 16 to code 4031 for 12-bit, DAC output unloaded, performance under resistive and capacitive load conditions are specified by design and characterization, DAC output range ≥ 2.5 V.



## **Electrical Characteristics (continued)**

all minimum and maximum values at  $T_A = -40^{\circ}C$  to +125°C and all typical values at  $T_A = 25^{\circ}C$ , 2.7 V  $\leq$  VDD  $\leq$  5.5 V, external or internal VREFIO = 1.25 V to 5.5 V,  $R_{LOAD} = 2 \text{ k}\Omega$  to AGND,  $C_{LOAD} = 200 \text{ pF}$  to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	CHARACTERISTICS				•	
		BUFF-GAIN bit set to 1, REF-DIV bit set to 0	0	,	2 x VREFIO	
Vo	Output voltage	BUFF-GAIN bit set to 1, REF-DIV bit set to 1	0	1	VREFIO	V
		BUFF-GAIN bit set to 0, REF-DIV bit set to 1	0	,	0.5 × VREFIO	
D	Resistive load (2)	VDD = 2.7 V	0.25			kΩ
R <sub>LOAD</sub>	Resistive load —	VDD = 5.5 V	0.5			K12
0	Capacitive load <sup>(2)</sup>	R <sub>LOAD</sub> = infinite			2	
C <sub>LOAD</sub>	Capacitive load -/	$R_{LOAD} = 2 k\Omega$			10	nF
	Load regulation	DAC at midscale, −10 mA ≤ I <sub>OUT</sub> ≤ 10 mA		80		μV/mA
	Short circuit current	Full scale output shorted to AGND (per channel)		30		mA
		Zero output shorted to VDD (per channel)		30		
	Output voltage headroom	to VDD, DAC at full code, I <sub>OUT</sub> = 10 mA (sourcing)	0.3	0.1		V
	Output voltage footroom	to AGND, DAC at zero code, I <sub>OUT</sub> = 10 mA (sinking)	0.3			V
		DAC at midscale		0.1		Ω
Z <sub>O</sub>	DC small signal output impedance	DAC at code 256		10		
		DAC at code 65279		10		
	Power supply rejection ratio (DC)	DAC at midscale; VDD = 5 V ± 10%		0.15		mV/V
	Output voltage drift vs time	T <sub>A</sub> = 35°C, VOUT = midscale, 1900 hr		20		ppm of FSR
VOLTAG	SE REFERENCE INPUT					
Z <sub>VREFIO</sub>	Reference input impedance (VREFIO)			100		kΩ
C <sub>VREFIO</sub>	Reference input capacitance (VREFIO)			5		pF
VOLTAG	SE REFERENCE OUTPUT					
	Output (initial accuracy)	T <sub>A</sub> = 25°C	2.4975		2.5025	V
	Output drift	DAC80502			5	ppm/°C
	Output driit	DAC70502, DAC60502			10	ррпі/ С
	Output impedance			0.1		Ω
	Output noise	0.1 Hz to 10 Hz		14		$\mu V_{PP}$
	Output noise density	Measured at 10 kHz, reference load = 10 nF		140		nV/√ <del>Hz</del>
	Load current			±5		mA
	Load regulation	Sourcing and sinking		90		μV/mA
	Line regulation			20		μV/V
	Output voltage drift vs time	T <sub>A</sub> = 35°C, 1900 hr		20		μV
	The area of house and a first	1st cycle		480		ppm
	Thermal hysteresis	Additional cycle		25		ppm

<sup>(2)</sup> Not production tested.



## **Electrical Characteristics (continued)**

all minimum and maximum values at  $T_A = -40^{\circ}C$  to +125°C and all typical values at  $T_A = 25^{\circ}C$ , 2.7 V  $\leq$  VDD  $\leq$  5.5 V, external or internal VREFIO = 1.25 V to 5.5 V,  $R_{LOAD} = 2 \text{ k}\Omega$  to AGND,  $C_{LOAD} = 200 \text{ pF}$  to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
DYNAMI	IC PERFORMANCE			
•	Output voltage settling time (3)	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to ±2 LSB, VDD = 5.5 V, VREFIO = 2.5 V	5	116
t <sub>s</sub>	Output voltage settling time	10-mV settling to ±2 LSB, VDD = 5.5 V, VREFIO = 2.5 V	3	μs
	Slew rate (3)	VDD = 5.5 V, VREFIO = 2.5 V	2	V/µs
	Power on glitch magnitude	C <sub>LOAD</sub> = 50 pF	200	mV
V	Output noise <sup>(3)</sup>	0.1 Hz to 10 Hz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V	14	$\mu V_{PP}$
V <sub>n</sub>	Output noise (7)	100-kHz Bandwidth, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V	23	μVrms
		Measured at 1 kHz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V, gain = 2X (BUFF-GAIN bit = 1)	78	
V	Output noise density	Measured at 10 kHz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V, gain = 2X (BUFF-GAIN bit = 1)	74	nV/√ <del>Hz</del>
V <sub>n</sub>		Measured at 1 kHz, DAC at full scale, VDD = 2.7 V, external VREFIO = 2.5 V, gain = 1X (BUFF-GAIN bit = 0)	55	110/ 1112
		Measured at 10 kHz, DAC at full scale, VDD = 2.7 V, external VREFIO = 2.5 V, gain = 1X (BUFF-GAIN bit = 0)	50	
SFDR	Spurious free dynamic range	1-kHz sinusiod at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output	70	dB
THD	Total harmonic distortion	1-kHz sinusiod at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output	70	dB
	Power supply rejection ratio (ac)	200-mV, 50-Hz to 60-Hz sine wave on VDD, DAC at midscale.	85	dB
	Code change glitch impulse	Midcode ±1 LSB (including feedthrough)	4	nV-s
	Code change glitch magnitude	Midcode ±1 LSB (including feedthrough) gain = 1X (BUFF-GAIN bit = 0)	7.5	mV
	Channel to channel ac crosstalk	Full scale swing on adjacent channel, measured channel at midscale	4	nV-s
	Channel to channel dc crosstalk	Full scale swing on adjacent channel, measured channel at midscale	1	LSB
	Digital feedthrough	At SCLK = 1 MHz, DAC output at midscale	4	nV-s
DIGITAL	INPUTS			
	Hysteresis voltage		0.4	V
	Input current		<del>-</del> 5 5	μΑ
	Pin capacitance	Per pin	10	pF

<sup>(3)</sup> Output buffer in gain = 2X setting (BUFF-GAIN bit = 1).



## **Electrical Characteristics (continued)**

all minimum and maximum values at  $T_A = -40^{\circ}C$  to +125°C and all typical values at  $T_A = 25^{\circ}C$ , 2.7 V  $\leq$  VDD  $\leq$  5.5 V, external or internal VREFIO = 1.25 V to 5.5 V,  $R_{LOAD} = 2~k\Omega$  to AGND,  $C_{LOAD} = 200~pF$  to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						
		Normal mode, internal reference enabled, all DACs at full scale, SPI static		1.9	2.6	A
$I_{VDD}$	Current flowing into VDD	Normal mode, external reference = 2.5 V, all DACs at full scale, SPI static		1.5	1.9	mA
		All DACs and Internal reference power-down		15		μΑ
I <sub>VREFIO</sub>	Current flowing into VREFIO	0-V to 5-V range, midscale code		25		μA



## 7.6 Timing Requirements : SPI Mode

all input signals are specified with  $t_R = t_F = 1$  ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V  $\leq$  VDD  $\leq$  5.5 V, VIH = 1.62 V, VIL = 0.15 V, VREFIO = 1.25 V to 5.5 V, and  $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	SCLK frequency			50	MHz
t <sub>SCLKHIGH</sub>	SCLK high time	9			ns
t <sub>SCLKLOW</sub>	SCLK low time	9			ns
t <sub>SDIS</sub>	SDIN setup	5			ns
t <sub>SDIH</sub>	SDIN hold	10			ns
t <sub>SYNCS</sub>	SYNC falling edge to SCLK falling edge setup	13			ns
t <sub>SYNCH</sub>	SCLK falling edge to SYNC rising edge	10			ns
t <sub>SYNCHIGH</sub>	SYNC high time	160			ns
tsyncignore	SCLK falling edge to SYNC ignore	15			ns
t <sub>DACWAIT</sub>	Sequential DAC update wait time	1			μs

## 7.7 Timing Requirements: I<sup>2</sup>C Standard Mode

all input signals are specified with  $t_R = t_F = 1$  ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V  $\leq$  VDD  $\leq$  5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and  $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	SCL frequency			0.1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7			μs
t <sub>HDSTA</sub>	Hold time after repeated start	4			μs
t <sub>SUSTA</sub>	Repeated start setup time	4.7			μs
t <sub>susтo</sub>	Stop condition setup time	4			μs
t <sub>HDDAT</sub>	Data hold time	0			ns
t <sub>SUDAT</sub>	Data setup time	250			ns
t <sub>LOW</sub>	SCL clock low period	4700			ns
t <sub>HIGH</sub>	SCL clock high period	4000			ns
t <sub>R</sub>	Clock and data fall time			300	ns
t <sub>F</sub>	Clock and data rise time			1000	ns
t <sub>UPDATE</sub>	Sequential DAC update wait time	1			μs

## 7.8 Timing Requirements: I<sup>2</sup>C Fast Mode

all input signals are specified with  $t_R = t_F = 1$  ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V  $\leq$  VDD  $\leq$  5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and  $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		0.4	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	1.3		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.6		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.6		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.6		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	100		ns
$t_{LOW}$	SCL clock low period	1300		ns
t <sub>HIGH</sub>	SCL clock high period	600		ns
t <sub>R</sub>	Clock and data fall time		300	ns
t <sub>F</sub>	Clock and data rise time		300	ns
t <sub>UPDATE</sub>	Sequential DAC update wait time	1		μs



## 7.9 Timing Requirements: I<sup>2</sup>C Fast-Mode Plus

all input signals are specified with  $t_R$  =  $t_F$  = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V  $\leq$  VDD  $\leq$  5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and  $T_A$  =  $-40^{\circ}$ C to +125 °C (unless otherwise noted)

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	0.5		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.26		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.26		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.26		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	50		ns
t <sub>LOW</sub>	SCL clock low period	500		ns
t <sub>HIGH</sub>	SCL clock high period	260		ns
t <sub>R</sub>	Clock and data fall time		120	ns
t <sub>F</sub>	Clock and data rise time		120	ns
t <sub>UPDATE</sub>	Sequential DAC update wait time	1		μs




图 1. SPI Mode Timing






图 2. I<sup>2</sup>C Mode Timing




## 7.10 Typical Characteristics

































## TEXAS INSTRUMENTS

## Typical Characteristics (接下页)










### 8 Detailed Description

#### 8.1 Overview

The DAC80502, DAC70502, DAC60502 (DACx0502) family of devices are dual-channel, buffered voltage output, 16-bit, 14-bit, or 12-bit digital-to-analog converters (DACs), respectively. These devices include a 2.5-V, 5-ppm/°C internal reference, giving full-scale output voltage ranges of 1.25 V, 2.5 V, or 5 V. The DACx0502 devices incorporate a power-on-reset circuit that makes sure that the DAC output powers up at zero scale or midscale, depending on status of the RSTSEL pin, and remains at that scale until a valid code is written to the device.

The digital interface of the DACx0502 can be configured to SPI or I<sup>2</sup>C mode using the SPI2C pin. In SPI mode, the DACx0502 family uses a 3-wire serial interface that operates at clock rates up to 50 MHz. In I<sup>2</sup>C mode, the DACx0502 devices operate in standard (100 kbps), fast (400 kbps), and fast+ (1.0 Mbps) modes.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Digital-to-Analog Converter (DAC) Architecture

Each output channel in the DACx0502 family of devices consists of a rail-to-rail ladder architecture with an output buffer amplifier. The devices include an internal 2.5-V reference. 图 56 shows a block diagram of the DAC architecture.




图 56. DACx0502 DAC Block Diagram



## Feature Description (接下页)

#### 8.3.1.1 DAC Transfer Function

The input data writes to the individual DAC data registers in straight binary format. After a power-on or a reset event, all DAC registers are set to zero code (RSTSEL = 0) or midscale code (RSTSEL = 1). The DAC transfer function is shown by 公式 1.

$$V_{OUT} = \frac{DAC\_DATA}{2^N} \times \frac{VREFIO}{DIV} \times GAIN$$

#### where:

- N = resolution in bits = either 12 (DAC60502), 14 (DAC70502) or 16 (DAC80502).
- DAC\_DATA = decimal equivalent of the binary code that is loaded to the DAC register (address 8h), DAC\_DATA ranges from 0 to 2<sup>N</sup> 1.
- VREFIO = DAC reference voltage. Either VREFIO from the internal 2.5-V reference or VREFIO from an external reference.
- DIV = 1 (default) or 2 as set by the REF-DIV bit in the GAIN register (address 4h).
- GAIN = 1 or 2 (default) as set by the BUFF-GAIN bit for that DAC channel in the GAIN register (address 4h). (1)

## 8.3.1.2 DAC Register Structure

Data written to the DAC data registers are initially stored in the DAC buffer registers. The update mode of the DAC output is determined by the status of the DAC\_SYNC\_EN bit (address 2h).

In asynchronous mode (default, DAC\_SYNC\_EN = 0), a write to the DAC buffer register results in an immediate update of the DAC active register. In SPI mode, the DAC output (VOUTx pin) updates on the rising edge of SYNC. In  $I^2$ C mode, the DAC output (VOUT pin) updates on the falling edge of SCL on the last acknowledge bit.

In synchronous mode (DAC\_SYNC\_EN = 1), writing to the DAC buffer register does not automatically update the DAC active register. Instead, the update occurs only after a software LDAC trigger event. A software LDAC trigger generates through the LDAC bit in the TRIGGER register (address 5h). When the host reads from a DAC buffer register, the value held in the DAC buffer register is returned (not the value held in the DAC active register).

## 8.3.1.3 Output Amplifier

The output buffer amplifier generates rail-to-rail voltages on the output, giving a maximum output range of 0 V to VDD. 公式 1 shows that the full-scale output range of the DAC output is determined by the voltage on the VREFIO pin, the reference divider setting (DIV) as set by the REF-DIV bit (address 4h), and the gain configuration for that channel set by the corresponding BUFF-GAIN bit (address 4h).

#### 8.3.2 Internal Reference

The DAx0502 family of devices includes a 2.5-V precision band-gap reference enabled by default. Operation from an external reference is supported by disabling the internal reference in the REF\_PWDWN bit (address 3h). The internal reference is externally available at the VREFIO pin and sources up to 5 mA. For noise filtering, use a minimum 150-nF capacitor between the reference output and AGND.

The reference voltage to the device, either from the internal reference or an external one, can be divided by a factor of two by setting the REF-DIV bit (address 4h) to 1. The REF-DIV bit provides additional flexibility in setting the full-scale output range of the DAC output. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage, VREFIO (see 公式 1). See the Recommended Operating Conditions for more information.

Improper configuration of the reference divider triggers a reference alarm condition. In this case, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, and thus enable the DAC output to return to normal operation after the reference divider is configured correctly.

#### 8.3.2.1 Solder Heat Reflow

A known behavior of IC reference voltage circuits is the shift induced by the soldering process. 图 54 and 图 55 show the effect of solder heat reflow for the DACx0502 internal reference.



## Feature Description (接下页)

#### 8.3.3 Power-On Reset (POR)

The DACx0502 family of devices includes a power-on reset function that controls the output voltage at power up. After the VDD supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a 250-µs, power-on-reset delay. The default value for all DACs is zero code if RSTSEL = 0, and midscale code if RSTSEL = 1. Each DAC channel remains at the power-up voltage until a valid command is written to a channel.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific VDD levels, as indicated in \$\mathbb{Z}\$ 57, in order to make sure that the internal capacitors discharge and reset the device on power up. In order to make sure that a POR occurs, VDD must be less than 0.7 V for at least 1 ms. When VDD drops to less than 2.2 V but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When VDD remains greater than 2.2 V, a POR does not occur.




图 57. Threshold Levels for the VDD POR Circuit

#### 8.3.4 Software Reset

A device software reset event is initiated by writing the reserved code 0x1010 to the SOFT-RESET bit in the TRIGGER register (address 5h). A software reset initiates a POR event.

#### 8.4 Device Functional Modes

The DACx0502 have two modes of operation: normal and power-down.

#### 8.4.1 Power-Down Mode

The DACx0502 output amplifiers and internal reference can be independently powered down through the CONFIG register (3h). At power up, the DAC output and the internal reference are active by default. In power-down mode, the DACs output (VOUTx pin) is internally connected to AGND through a  $1-k\Omega$  resistor.



### 8.5 Programming

#### 8.5.1 Serial Interface

The DACx0502 family of devices is controlled through either a 3-wire SPI or a 2-wire I<sup>2</sup>C interface.

The type of interface is determined at device power up based on the logic level of the SPI2C pin. A logic 0 on the SPI2C pin puts the DACx0502 in SPI mode; whereas, logic 1 on SPI2C puts the DACx0502 in I<sup>2</sup>C mode. The SPI2C pin must be kept static after the device powers up.

#### 8.5.1.1 SPI Mode

The DACx0502 digital interface is programmed to work in SPI mode when the logic level of the SPI2C pin is 0 at power up. 表 1 shows the frame format for SPI mode. In SPI mode, the DACx0502 have a 3-wire serial interface: SYNC, SCLK, and SDIN. The serial interface is compatible with SPI, QSPI, and Microwire interface standards, and most digital signal processors (DSPs). The serial interface operates at up to 50 MHz. The input shift register is 24-bits wide.

表 1. SPI Mode Frame Format

BIT	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DESC	R/W	Regis	ster A	Addre	ess - C	Comm	nand E	Byte		D	AC80	502 {	15:0},			B-Alig 2 {13:0	,		Data: C6050	02 {11	1:0, x,	x, x,	x}	

Serial <u>clock</u> SCLK is a continuous or a gated clock. The first falling edge of <u>SYNC</u> starts the operation cycle. When <u>SYNC</u> is high, the SCLK and <u>SDIN</u> signals are blocked. The device internal registers are updated from the shift register on the rising edge of <u>SYNC</u>.

#### 8.5.1.1.1 SYNC Interrupt

For SPI-mode operation, the SYNC line stays low for at least 24 falling edges of SCLK, and the addressed DAC register updates on the SYNC rising edge. However, if the SYNC line is brought high before the 24th SCLK falling edge, this event acts as an interrupt to the write sequence. The shift register resets and the write sequence is discarded. The data buffer contents and the DAC register contents do not update, and the the operating mode does not change, as shown in \$\begin{center} \text{58}.




图 58. SYNC Interrupt



#### 8.5.1.2 PC Mode

The DACx0502 digital interface is programmed to work in I<sup>2</sup>C mode when the logic level of the SPI2C pin is 1 at power up. In I<sup>2</sup>C mode, the DACx0502 have a 2-wire serial interface: SCL, SDA, and one address pin, A0. The I<sup>2</sup>C bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both the SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through open-drain I/O pins SDA and SCL.

The I<sup>2</sup>C specification states that the device that controls communication is called a *master*, and the devices that are controlled by the master are called *slaves*. The master device generates the SCL signal. The master device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the master. The master device on an I<sup>2</sup>C bus is typically a microcontroller or DSP. The DACx0502 operate as a slave device on the I<sup>2</sup>C bus. A slave device acknowledges master commands, and upon master control, receives or transmits data.

Typically, the DACx0502 operate as a slave receiver. A master device writes to the DACx0502, a slave receiver. However, if a master device requires the DACx0502 internal register data, the DACx0502 operate as a slave transmitter. In this case, the master device reads from the DACx0502 According to I<sup>2</sup>C terminology, read and write refer to the master device.

The DACx0502 are slave devices that support the following data transfer modes:

- 1. Standard mode (100 kbps)
- 2. Fast mode (400 kbps)
- 3. Fast-mode plus (1.0 Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, these modes are referred to as F/S-mode in this document. The fast-mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current would be 3 mA, similar to the case of standard and fast modes. The DACx0502 support 7-bit addressing. The 10-bit addressing mode is not supported. These devices support the general call reset function. Sending the following sequence initiates a software reset within the device: start/repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the falling edge of the ACK bit, following the second byte.

Other than specific timing signals, the  $I^2C$  interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. Acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle as shown in 8 59.




图 59. Acknowledge and Not Acknowledge on the I<sup>2</sup>C Bus



#### 8.5.1.2.1 F/S Mode Protocol

1. The master initiates data transfer by generating a start condition. The start condition is when a high to-low transition occurs on the SDA line while SCL is high, as shown in № 60. All I<sup>2</sup>C-compatible devices recognize a start condition.




图 60. Start and Stop Conditions




图 61. Bit Transfer on the I<sup>2</sup>C Bus

- 2. The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master makes sure that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in 图 61. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle, as shown in 图 59. Upon detecting this acknowledge, the master knows the communication link with a slave has been established.
- 3. The master generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the slave. In either case, the receiver must acknowledge the data sent by the transmitter so that the acknowledge signal can be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consists of eight data bits and one acknowledge-bit, and can continue for as long as necessary.
- 4. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high (see ₹ 60). This action releases the bus and stops the communication link with the addressed slave. All I²C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.



#### 8.5.1.2.2 DACx0502 I<sup>2</sup>C Update Sequence

For a single update, the DACx0502 requires a start condition, a valid I<sup>2</sup>C address byte, a command byte, and two data bytes (the most significant data byte, MSDB, and least significant data byte, LSDB), as listed in 表 2.

表 2. Update Sequence

MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
Add	lress (A)	byte		Cor	mmand b	yte			MSDB				LSDB		
	DB [31:24	1]			DB [23:16	6]		DB [15:8]				DB [7:0]			

After each byte is received, the DACx0502 acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in 862. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid  $1^2C^{TM}$  address byte selects the DACx0502 devices.




图 62. I<sup>2</sup>C Bus Protocol

The command byte sets the operating mode of the selected DACx0502 device. When the operating mode is selected by this byte, the DACx0502 series must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for a data update to occur. The DACx0502 devices perform an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 22.22 kSPS. Using the fast-mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 55.55 kSPS. When a stop condition is received, the DACx0502 family releases the  $I^2C$  bus and awaits a new start condition.



#### 8.5.1.2.2.1 DACx0502 Address Byte

The address byte, as shown in 表 3, is the first byte received following the start condition from the master device. The first four bits (MSBs) of the address are factory preset to 1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin and consequently responds to that particular address according to 表 4.

#### 表 3. DACx0502 Address Byte

B31	B30	B29	B28	B27	B26	B25	B24	COMMENT
AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/W	
1	0	0	1	See 表 4	(slave address	s column)	0 or 1	General address

#### 表 4. Address Format

SLAVE ADDRESS	A0 PIN
1001 000	AGND
1001 001	VDD
1001 010	SDA
1001 011	SCL

#### 8.5.1.2.2.2 DACx0502 Command Byte

The DACx0502 command byte (shown in 表 5) controls which command is executed and which register is being accessed when writing to or reading from the DACx0502 series.

#### 表 5. DACx0502 Command Byte

B23	B22	B21	B20	B19	B18	B17	B16	REGISTER
0	0	0	0	0	0	0	0	NOOP
0	0	0	0	0	0	0	1	DEVID
0	0	0	0	0	0	1	0	SYNC
0	0	0	0	0	0	1	1	CONFIG
0	0	0	0	0	1	0	0	GAIN
0	0	0	0	0	1	0	1	TRIGGER
0	0	0	0	0	1	1	0	BRDCAST
0	0	0	0	0	1	1	1	STATUS
0	0	0	0	1	0	0	0	DAC-A DATA
0	0	0	0	1	0	0	1	DAC-B DATA



#### 8.5.1.2.2.3 DACx0502 Data Byte (MSDB and LSDB)

The MSDB and LSDB contain the data that are passed to the register(s) specified by the command byte, as shown in 表 6. The DACx0502 updates at the falling edge of the acknowledge signal that follows the LSDB[0] bit.

#### 表 6. DACx0502 Data Byte

REGISTER NAME	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	В5	B4	В3	B2	B1	В0
					MSDB								LSDB			
NOOP								NOOP - No	operat	ion						
DEVID	0	RE	SOLUTI	ON	0	0	1	0	0	0	0	1	0	1	0	1
SYNC			RESE	RVED			DAC-B- BRDCST -EN	DAC-A- BRDCST -EN			RESE	RVED			DAC-B- SYNC- EN	DAC-A- SYNC- EN
CONFIG				RESER\	/ED		RESERVED DAC-B-PWDWN						DAC-A- PWDWN			
GAIN				RESER\	/ED			REF-DIV			RESE	RVED			BUF-B- GAIN	BUF-A- GAIN
TRIGGER												LDAC		SOFT	-RESET [3:	0]
BRDCAST		В	ROADC	AST-DA	C-DATA	[15:0] /	BROADCAS	ST-DAC-DA	TA [13:0	)] / BRO	ADCAS	T-DAC-E	DATA [11	1:0] let	ft Aligned	
STATUS								RESERVED	)							REF- ALARM
DAC-A			DAC-	A-DATA	[15:0] fc	or 16-bit	/ DAC-A-DA	ATA [13:0] fo	or 14-bit	/ DAC-A	A-DATA	[11:0] fo	r 12-bit -	- left Ali	gned	•
DAC-B			DAC-	B-DATA	[15:0] fc	or 16-bit	/ DAC-B-DA	ATA [13:0] fo	or 14-bit	/ DAC-E	3-DATA	[11:0] fo	r 12-bit -	- left Ali	gned	

#### 8.5.1.2.3 DACx0502 I<sup>2</sup>C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a slave address and the R/W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the slave address and the R/W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The master must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register

An alternative reading method allows for reading back the value of the last register written. The sequence is a start or repeated start with the slave address and the  $R/\overline{W}$  bit set to 1, and the two bytes of the last register are read out. All the registers in DACx0502 family can be read out with the exception of SOFT-RESET register.  $\frac{1}{2}$  8 shows the read command set.

## 表 7. Read Sequence

s	MSB		R/W(0)	ACK	MSB		LSB	ACK	Sr	MSB		R/W(1)	ACK	MSB		LSB	ACK	MSB		LSB	NACK
	ADI	DRESS	BYTE		COM	IMAND E	BYTE		Sr	ADI	DRESS	BYTE			MSDB				LSDB		
From Master		Slave	Fr	om Mas	ter	Slave		From	Master		Slave	F	rom Slav	/e	Mast er	Fi	rom Slav	/e	Master		



## 8.6 Register Maps

## 8.6.1 Registers

## Table 8. DACx0502 Register Map

Offset	Register Name	Section					
0h	No Operation	NOOP Register					
1h	Device Identification	DEVID Register					
2h	Synchronization	SYNC Register					
3h	Configuration	CONFIG Register					
4h	Gain	GAIN Register					
5h	Trigger	TRIGGER Register					
6h	Broadcast	BRDCAST Register					
7h	Device Status	STATUS Register					
8h	DAC-A	DAC-A Register					
9h	DAC-B	DAC-B Register					

## 8.6.1.1 NOOP Register (offset = 0h) [reset = 0000h]

## Figure 63. NOOP Register



#### **Table 9. NOOP Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-0	No operation	W	0h	No Operation command

## 8.6.1.2 DEVID Register (offset = 1h) [reset = 0214h for DAC80502, 1214h for DAC70502, 2214h for DAC60502]

## Figure 64. DEVID Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	RE:	SOLUTION	ON	0	0	1	0	0	0	0	1	0	1	0	1
F	R-0h	R/W-000 or 0001h 0020h	,	0502) or	R-0h	R-0h	R-1h	R-0h	R-0h	R-0h	R-0h	R-1h	R-0h	R-1h	R-0h	R-1h


## **Table 10. DEVID Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15	RESERVED	R	0h	RESERVED
14-12	RESOLUTION	R	0000h (DAC80502) 0001h (DAC70502) 0020h (DAC60502)	DAC Resolution: 0000h (DAC80502 16-bit) 0001h (DAC70502 14-bit) 0020h (DAC60502 12-bit)
11-0	RESERVED	R	0215h	RESERVED



## 8.6.1.3 SYNC Register (offset = 2h) [reset = 0300h]

## Figure 65. SYNC Register



## **Table 11. SYNC Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-10	RESERVED	RW	0h	RESERVED
9	DAC-B-BRDCAST-EN	RW	1h	When set to 1 the corresponding DAC is set to update its output after a serial interface write to the BRDCAST register.  When cleared to 0 the corresponding DAC output remains unaffected after a serial interface write to the BRDCAST register.
8	DAC-A-BRDCAST-EN	RW	1h	When set to 1 the corresponding DAC is set to update its output after a serial interface write to the BRDCAST register.
				When cleared to 0 the corresponding DAC output remains unaffected after a serial interface write to the BRDCAST register.
7-2	RESERVED	RW	0h	RESERVED
1	DAC-B-SYNC-EN	RW	0h	When set to 1, the DAC output is set to update in response to an LDAC trigger (synchronous mode).
				When cleared to 0 ,the DAC output is set to update immediately (asynchronous mode), default.
0	DAC-A-SYNC-EN	RW	0h	When set to 1, the DAC output is set to update in response to an LDAC trigger (synchronous mode).
				When cleared to 0 ,the DAC output is set to update immediately (asynchronous mode), default.

## 8.6.1.4 CONFIG Register (offset = 3h) [reset = 0000h]

## Figure 66. CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RE	SERVE	ΞD			REF-PWDWN			RESE	RVED			DAC-B- PWDWN	DAC-A- PWDWN
			R/W-0h				R/W-0h			R/W	V-0h			R/W-0h	R/W-0h

## **Table 12. CONFIG Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF-PWDWN	RW	0h	When set to 1 disables the device internal reference
7-2	RESERVED	RW	0h	RESERVED
1	DAC-B-PWDWN	RW	0h	When set to 1, the corresponding DAC in power-down mode and output is connected to GND through a 1-k $\Omega$ internal resistor.
0	DAC-A-PWDWN	RW	0h	When set to 1, the corresponding DAC in power-down mode and output is connected to GND through a 1-k $\Omega$ internal resistor.



## 

## Figure 67. GAIN Register


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RE	SERVE	ΞD			REF-DIV	RESERVED						BUFF-B- GAIN	BUFF-A- GAIN
	R/W-0h R/W-0h									R/W	/-0h			R/W-1h	R/W-1h

## **Table 13. GAIN Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF-DIV	RW	Oh	The reference voltage to the device (either from the internal or external reference) can be divided by a factor of two by setting the REF-DIV bit to 1. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage. Improper configuration of the reference divider triggers a reference alarm condition. In the case of an alarm condition, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, and thus enable the DAC output to return to normal operation after the reference divider is configured correctly.
				When set to 1 the reference voltage is internally divided by a factor of 2.
				When cleared to 0 the reference voltage is unaffected.
7-2	RESERVED	RW	0h	RESERVED
1	BUFF-B-GAIN	RW	1h	When set to 1 the buffer amplifier for corresponding DAC has a gain of 2.
				When cleared to 0 the buffer amplifier for corresponding DAC has a gain of 1.
0	BUFF-A-GAIN	RW	1h	When set to 1 the buffer amplifier for corresponding DAC has a gain of 2.
				When cleared to 0 the buffer amplifier for corresponding DAC has a gain of 1.

## 8.6.1.6 TRIGGER Register (offset = 5h) [reset = 0000h]

## Figure 68. TRIGGER Register




## **Table 14. TRIGGER Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-5	RESERVED	RW	0h	RESERVED
4	LDAC	W	0h	Set this bit to 1 to synchronously load those DACs who have been set in synchronous mode in the SYNC register. This is a self resetting bit.
3-0	SOFT-RESET [3:0]	W	0h	When set to the reserved code 1010 resets the device to its default state. This is a self resetting bit.



## 8.6.1.7 BRDCAST Register (offset = 6h) [reset = 0000h for RSTSEL = 0, or reset = 8000h for RSTSEL = 1] Figure 69. BRDCAST Register




## **Table 15. BRDCAST Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-0	BRDCAST-DATA [15:0]	W	0000h when RSTSEL = 0 or 8000h when	Writing to the BRDCAST register forces those DAC channels who have been set to broadcast in the SYNC register to update its active register data to the BRDCAST-DATA one.
			RSTSEL = 1	Data is MSB aligned in straight binary format and follows the format below:
				DAC80502: { DATA[15:0] }
				DAC70502: { DATA[13:0], x, x }
				DAC60502: { DATA[11:0], x, x, x, x}
				x – Don't care bits

## 8.6.1.8 STATUS Register (offset = 7h) [reset = 0000h]

## Figure 70. STATUS Register



## **Table 16. STATUS Register Field Descriptions**

Bit	Field	Туре	Reset	Description
15-1	RESERVED	RW	0h	RESERVED
0	REF-ALARM	R	0	REF-ALARM bit. Reads 1 when the difference between the reference and supply pins is below a minimum analog threshold. Reads 0 otherwise. When 1, the reference buffer is shut down, and the DAC outputs are all 0 V. The DAC codes are unaffected, and the DAC output returns to normal when the difference is above the analog threshold.



## 8.6.1.9 DAC-n Register (offset = 8h-9h) [reset = 0000h for RSTSEL = 0, or reset = 8000h for RSTSEL = 1] Figure 71. DAC-n Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DAC-n-DATA [15:0]														
	R/W-0000h when RSTSEL = 0 or reset = 8000h when RSTSEL = 1														

## Table 17. DAC-A Data Register Field Descriptions (8h)

Bit	Field	Туре	Reset	Description
15-0	DAC-A-DATA [15:0]	RW	0000h when RSTSEL = 0 or 8000h when RSTSEL = 1	Data is MSB aligned in straight binary format and follows the format below:  DAC80502: { DATA[15:0] }  DAC70502: { DATA[13:0], x, x }  DAC60502: { DATA[11:0], x, x, x, x}  x - Don't care bits

## Table 18. DAC-B Data Register Field Descriptions (9h)

Bit	Field	Туре	Reset	Description
15-0	DAC-B-DATA [15:0]	RW	0000h when RSTSEL = 0 or 8000h when RSTSEL = 1	Data is MSB aligned in straight binary format and follows the format below:  DAC80502: { DATA[15:0] }  DAC70502: { DATA[13:0], x, x }  DAC60502: { DATA[11:0], x, x, x, x}  x - Don't care bits



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

Generating accurate, stable programmable dc voltages is a key requirement in most precision end equipment. The DACx0502 family of precision DACs are an excellent choice for such applications. The DACx0502 tiny package, high resolution, and simple interface makes these devices a great choice for applications such as offset and gain control, VCO tuning, programmable reference, and more. With the aforementioned features, this family of DACs caters to a wide range of end equipment, such as battery testers, communications equipment, factory automation and control, test and measurement, and more.

## 9.2 Typical Application

Battery test equipment requires a two-channel DAC for every channel of battery test output. A battery tester operates in constant-current (CC) and constant-voltage (CV) modes. The two DAC channels are used to set the voltage and current for battery charge and discharge control. The low INL of the DACx0502 makes system calibration simple. The integrated reference and the small package make the design very compact.




图 72. Battery Test Equipment

## 9.2.1 Design Requirements

DAC output range: 0 V to 2.5 V

DAC output accuracy after calibration: 0.05%FSR

Operating temperature: 0°C to 100°C

## 9.2.2 Detailed Design Procedure

图 72 shows a simplified circuit diagram of a battery test system. Use the internal reference (2.5 V) and gain of 1 for an output range of 2.5 V. The reference divider is 1. Select the 16-bit DAC80502 for the best accuracy. The typical value of the TUE is 0.02%FSR, as specified in the *Typical Characteristics* table. The absolute error at the DAC output includes the error from the reference, the error from the DAC, and the temperatures drifts of offset error, gain error, and reference. Ignore the load regulation, line regulation, and long-term drift of the reference as compared to the initial accuracy and temperature drift. Write the total TUE at the DAC output, as given in 公式 2.

(2)



## Typical Application (接下页)

$$TUE_{TOTAL} = \sqrt{(TUE)^2 + (TC_{OE})^2 + (TC_{GE})^2 + (E_{REF} \times GAIN)^2 + (TC_{REF} \times GAIN)^2}$$

where

- TC<sub>OE</sub> is the temperature drift of the offset error.
- TC<sub>GE</sub> is the temperature drift of the gain error.
- E<sub>REF</sub> is the initial accuracy of the reference.
- TC<sub>REF</sub> is the temperature drift of the reference.
- GAIN is the gain setting of the DAC in combination with the reference divider.

Convert the INL value in LSB to %FSR using 公式 3.

$$\%FSR = \frac{LSB}{2^N} \times 100$$
(3)

Convert the temperature drift values in ppm/°C to %FSR using 公式 4.

$$\%FSR = \frac{\left(PPM/\,^{\circ}C\right) \times \Delta T}{10^4}$$

where


• 
$$\Delta T$$
 is the temperature range. (4)

Calculate the total error after the offset and gain of DAC are calibrated using 公式 5

$$TUE_{TOTAL} = \sqrt{(INL)^2 + (TC_{OE})^2 + (TC_{GE})^2 + (TC_{REF} \times GAIN)^2}$$
(5)

The total error at the DAC output calculated using the previous equations is 0.112%FSR before calibration, and 0.05%FSR after calibration. For better accuracy, perform a temperature calibration. 图 73 and 图 74 show the drift in the internal reference voltage and TUE, respectively over 0°C to 100°C.

#### 9.2.3 Application Curves





### 9.3 System Examples

The DACx0502 come with a pin-selectable SPI or I<sup>2</sup>C interface. This configuration makes the system design generic. Pull the SPI2C pin low for SPI or high for I<sup>2</sup>C. The RSTSEL pin provides a known output at the DAC channels at power up, which helps the system achieve a predictable behavior during start up. When using a processor with multiple power-supply domains, make sure the input/output power (IOVDD) never exceeds the VDD voltage of the DAC. Switching on the IOVDD before VDD can violate the absolute maximum ratings. When there is no power-supply sequencing implemented on the system between the processor and the DAC, use a series resistor on the digital lines so that the current flow on the digital lines is limited to ±10 mA on any pin.

#### 9.3.1 SPI Connection to a Processor

The DACx0502 provides a 3-wire serial peripheral interface (SPI). The connections can be made to a processor, as shown in \$\mathbb{Z}\$ 75. Connect the SPI2C pin to ground either directly or through a pulldown resistor. Pull the RSTSEL pin low or high based on the desired output state at power-up. Use a pullup resistor on the \$\overline{SYNC}\$ signal so that the signal is high by default. Use termination resistors at the digital source so that the transmission line reflections are minimized. The source termination resistors also help in slowing down the rise and fall times of the digital signals, and in turn, help in minimizing the digital feedthrough of the DAC.




图 75. SPI Connection to a Processor

#### 9.3.2 I<sup>2</sup>C Interface Connection to a Processor

The  $I^2C$  interface on DACx0502 provides a slave address selection pin A0 in addition to the standard SCL and SDA signals. The A0 can be configured to provide four slave addresses, as specified in  $\frac{1}{8}$  3. Pull up the SCL and SDA pins, as shown in  $\frac{1}{8}$  76. The pullup resistor must be selected considering the parasitic capacitance of the  $I^2C$  bus on the printed circuit board (PCB). A small resistance provides better speed, but at the cost of increased power consumption.




图 76. I<sup>2</sup>C Interface Connection to a Processor



#### 9.4 What To Do and What Not To Do

#### 9.4.1 What To Do

- When using an external reference, disable the internal reference. This step must be the first step after power
  on, especially when the external reference is greater than the 2.5-V internal reference.
- Maintain the required headroom between the reference voltage and VDD.
- Use the reference divider when the headroom exceeds the limit.

#### 9.4.2 What Not To Do

 Do not use an external reference when the internal reference is on. There is no current limit on the internal reference.

## 9.5 Initialization Setup

The DACx0502 requires a simple software initialization process based on the interface, power supply, and reference selection. The initialization steps are as follows:

- 1. When using an external reference, disable the internal reference.
- 2. Divide the reference by two when the reference voltage exceeds the headroom required from VDD. For example, when using 3.3-V VDD and the internal reference of 2.5 V, the DAC outputs are disabled unless the reference is divided by two.
- 3. Set the output gain.
- 4. Write to the DAC register.

The following text shows the pseudocode to get started with the DACx0502:

```
//SPI Settings
//Mode: Mode-1 (CPOL: 0, CPHA: 1)
//CS Type: Active Low, Per Packet
//Frame length: 24

//SYNTAX: <WRITE REGISTER (HEX ADDRESS)>, <HEX DATA>
//Disable internal reference (only in case of external reference)
WRITE CONFIG (0x03), 0x0100
//Select REFDIV=1 (reference divided by 2) and GAIN=1 (gain at both the DAC outputs is 2)
WRITE GAIN (0x04), 0x0103
//Write mid-code to DACA
WRITE DAC-A (0x08), 0x7FFF
//Write Full-code to DACB
WRITE DAC-B (0x09), 0xFFFF
```



## 10 Power Supply Recommendations

The DACx0502 operate within the specified VDD supply range of 2.7 V to 5.5 V. The DACx0502 do not require specific supply sequencing. The VDD supply must be well regulated and low noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To further minimize noise from the power supply, include a 1- $\mu$ F to 10- $\mu$ F capacitor and 0.1- $\mu$ F bypass capacitor. The current consumption on the VDD pin, the short-circuit current limit, and the load current for the device is listed in the *Electrical Characteristics* section. The power supply must meet the aforementioned current requirements.

## 11 Layout

## 11.1 Layout Guidelines

A precision analog component requires careful layout. The following list provides some insight into good layout practices.

- Bypass the VDD to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1-µF to 0.22-µF ceramic capacitor, with a X7R or NP0 dielectric.
- Place power supplies and REF bypass capacitors close to the pins to minimize inductance and optimize performance.
- Use a high-quality, ceramic-type NP0 or X7R for optimal performance across temperature, and a very low dissipation factor.
- The digital and analog sections must have proper placement with respect to the digital pins and analog pins
  of the DACx0502 devices. The separation of analog and digital blocks minimizes coupling into neighboring
  blocks, as well as interaction between analog and digital return currents.

## 11.2 Layout Example




图 77. Layout Example



### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档: DAC80502EVM 用户指南

## 12.2 相关链接

表 19 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速 链接。

表 19. 相关链接

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
DAC80502	单击此处	单击此处	单击此处	单击此处	单击此处
DAC70502	单击此处	单击此处	单击此处	单击此处	单击此处
DAC60502	单击此处	单击此处	单击此处	单击此处	单击此处

#### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 2-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	( )				(-)	(4)	(5)		(-,
DAC60502DRXR	Active	Production	WSON (DRX)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC60502DRXT	Active	Production	WSON (DRX)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC70502DRXR	Active	Production	WSON (DRX)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC70502DRXT	Active	Production	WSON (DRX)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC80502DRXR	Active	Production	WSON (DRX)   10	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D852
DAC80502DRXT	Active	Production	WSON (DRX)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D852

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




## **PACKAGE OPTION ADDENDUM**


www.ti.com 2-May-2025

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Apr-2023


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC60502DRXR	WSON	DRX	10	3000	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC60502DRXT	WSON	DRX	10	250	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC70502DRXR	WSON	DRX	10	3000	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC70502DRXT	WSON	DRX	10	250	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC80502DRXR	WSON	DRX	10	3000	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC80502DRXT	WSON	DRX	10	250	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2



www.ti.com 17-Apr-2023




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC60502DRXR	WSON	DRX	10	3000	205.0	200.0	33.0
DAC60502DRXT	WSON	DRX	10	250	205.0	200.0	33.0
DAC70502DRXR	WSON	DRX	10	3000	205.0	200.0	33.0
DAC70502DRXT	WSON	DRX	10	250	205.0	200.0	33.0
DAC80502DRXR	WSON	DRX	10	3000	205.0	200.0	33.0
DAC80502DRXT	WSON	DRX	10	250	205.0	200.0	33.0



PLASTIC SMALL OUTLINE - NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司