











SN5407, SN5417, SN7407, SN7417

SDLS032H - DECEMBER 1983 - REVISED SEPTEMBER 2016

SNx407 and SNx417 Hex Buffers and Drivers With Open-Collector High-Voltage Outputs

Features

- Convert TTL Voltage Levels to MOS Levels
- High Sink-Current Capability Design
- Open-Collector Driver for Indicator Lamps
- Inputs Fully Compatible With Most TTL Circuits
- On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Audio Docks: Portable
- Blu-ray Disc® Players and Home Theaters
- MP3 Players or Recorders
- Personal Digital Assistants (PDAs)
- Power: Telecom and Server AC or DC Supply: Single Controllers: Analog and Digital
- Solid-State Drive (SSD): Client and Enterprise
- TV: LCD, Digital, and High-Definition (HDTV)
- Tablets: Enterprise
- Video Analytics: Servers
- Wireless Headsets, Keyboards, and Mice

3 Description

These TTL hex buffers and drivers feature highvoltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving highcurrent loads (such as lamps or relays), and also are characterized for use as buffers for driving TTL inputs. The SN5407 and SN7407 devices have minimum breakdown voltages of 30 V, and the SN5417 and SN7417 devices have minimum breakdown voltages of 15 V. The maximum sink current is 30 mA for the SN5407 and SN5417 devices and 40 mA for the SN7407 and SN7417 devices.

These devices perform the Boolean function Y = A in positive logic.

These circuits are completely compatible with most TTL families. Inputs are diode clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 145 mW, and average propagation delay time is 14 ns.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SNx407J, SNx417J	CDIP (14)	19.56 mm × 6.92 mm
SN74x7D	SOIC (14)	8.65 mm × 3.91 mm
SN74x7N	PDIP (14)	19.30 mm × 6.35 mm
SNJ5407FK	LCCC (20)	8.89 mm × 8.89 mm
SNJ5407W	CFP (14)	9.21 mm × 5.97 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram, Each Buffer and Driver (Positive Logic)








Table of Contents

1 Features	
2 Applications	ation
3 Description 1 9.1 Application Information	9
4 Revision History	9
5 Pin Configuration and Functions	lations 10
6 Specifications 4 11 Layout	10
6.1 Absolute Maximum Ratings	10
6.2 ESD Ratings	10
6.3 Recommended Operating Conditions4 12 Device and Documentation	Support 1'
6.4 Thermal Information	1 ⁻
6.5 Electrical Characteristics	
6.6 Switching Characteristics	Occumentation Updates 1
6.7 Typical Characteristics	
7 Parameter Measurement Information	
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram 8 13 Mechanical, Packaging, an	
8.3 Feature Description	12

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision G (May 2004) to Revision H


Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Added Military Disclaimer to Features	1
•	Changed R _{0JA} values for SN7404: D (SOIC) from 86 to 86.8, N (PDIP) from 80 to 52.1, and NS (SO) from 76 to 85.9	. 5



5 Pin Configuration and Functions





NC - No internal connection

Pin Functions

PIN					
NAME	SOIC, PDIP, CDIP, CFP	LCCC	I/O	DESCRIPTION	
1A	1	2	ı	Input 1	
1Y	2	3	0	Output 1	
2A	3	4	1	Input 2	
2Y	4	6	0	Output 2	
ЗА	5	8	1	Input 3	
3Y	6	9	0	Output 3	
4A	9	13	1	Input 4	
4Y	8	12	0	Output 4	
5A	11	16	1	Input 5	
5Y	10	14	0	Output 5	
6A	13	19	I	Input 6	
6Y	12	18	0	Output 6	
GND	7	10	_	Ground Pin	
NC	_	1, 5, 7, 11, 15, 17	_	No Connect	
V _{CC}	14	20	_	Power Pin	

Copyright © 1983–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage			7	V
VI	Input voltage (2)			5.5	V
	Output voltage (2)(3)	SN5407, SN7407		30	V
Vo		SN5417, SN7417		15	
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	<u> </u>		VALUE	UNIT		
SN7407	AND SN7417					
V Floring to the discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		W			
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V		
SN5407	SN5407 AND SN5417					
V _(ESD)	Electrostatic discharge	Human-body model (HBM)	±2000	V		

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM	MAX	UNIT
V	Cupply voltage	SN5407, SN5417	4.5	5	5.5	V
V _{CC} Supply voltage	SN7407, SN7417	4.75	5	5.25	V	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V	Lligh lovel output voltage	SN5407, SN7407			30	V
V _{OH}	High-level output voltage	SN5417, SN7417			15	
	Low lovel output ourrent	SN5407, SN5417			30	A
I _{OL} Low-level output cur	Low-level output current	SN7407, SN7417			40	mA
_	On another from all to man another	SN5407, SN5417	-55		125	°C
T _A	Operating free-air temperature	SN7407, SN7417	0		70	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs,.

⁽²⁾ All voltage values are with respect to GND.

⁽³⁾ This is the maximum voltage that can safely be applied to any output when it is in the OFF state.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		SN7407			SN7		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	N (PDIP)	NS (SO)	D (SOIC)	N (PDIP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	86.8	52.1	85.9	88.8	52.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.1	39.4	43.9	50.4	39.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41	32	44.7	43	32	°C/W
ΨЈΤ	Junction-to-top characterization parameter	15.6	24.2	14.6	16.5	24.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.8	31.8	44.4	42.8	31.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1)(2)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	-12 mA			-1.5	V
			I _{OL} = 16 mA			0.4	
V_{OL}	Low-level output voltage	$V_{CC} = MIN,$ $V_{II} = 0.8 \text{ V}$	I _{OL} = 30 mA, SN5407, SN5417			0.7	V
		VIL = 0.0 V	I _{OL} = 40 mA, SN7407, SN7417			0.7	
	High-level output current	$V_{CC} = MIN,$	V _{OH} = 30 V, SN5407, SN7407			0.25	A
I _{OH} Hi	nigh-level output current	$V_{IH} = 2 V$	V _{OH} = 15 V, SN5417, SN7417			0.25	mA
I	Input current	$V_{CC} = MAX, V_I$	= 5.5 V			1	mA
I _{IH}	High-level input current	$V_{CC} = MAX, V_{II}$	_H = 2.4 V			40	μΑ
I _{IL}	Low-level input current	$V_{CC} = MAX, V_{II}$	$V_{CC} = MAX, V_{IL} = 0.4 V$			-1.6	mA
I _{CCH}	High-level supply current	$V_{CC} = MAX$	$V_{CC} = MAX$		29	41	mA
I _{CCL}	Low-level supply current	$V_{CC} = MAX$	V _{CC} = MAX		21	30	mA

6.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (see Figure 2)}$

00 - , A	(,					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A	Y $R_L = 110 \Omega, C_L = 15 pF$		6	10		
t _{PHL}			$R_L = 110 \Omega$, $C_L = 15 pF$		20	30	ns
t _{PLH}	۸	V	D 450.0 C 50.5			15	
t _{PHL}	A	A Y $R_L = 150 \Omega$, $C_L = 50 pF$			26	ns	

Product Folder Links: SN5407 SN5417 SN7407 SN7417

The package thermal impedance is calculated in accordance with JESD 51-7.

⁽¹⁾ All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C. (2) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



6.7 Typical Characteristics






Figure 1. Time Low to High vs V_{OUT}



7 Parameter Measurement Information





- A. C_L includes probe and jig capacitance.
- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 7 ns, $t_f \leq$ 7 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74x7 is a high sink current capable open-collector buffer. This device is high-voltage tolerant on the output of up to 30 V on the SNx407 model and 15 V on the SNx417 model. The SN74x7 is also useful for converting TTL voltage levels to MOS levels.

8.2 Functional Block Diagram



Resister values shown are nominal.

Figure 3. Schematic

8.3 Feature Description

The SNx407 and SNx417 devices are ideal for high voltage outputs. The SNx407 device has a maximum output voltage 30 V and the SNx417 device has a maximum output voltage 15 V.

The high sink current is up to 40 mA for the SN74x7.

8.4 Device Functional Modes

Table 1 lists the functions of the devices.

Table 1. Function Table

INPUT A	OUTPUT Y
Н	High-Z
L	L



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74x7 device is a high-drive, open-collector device that is used for multiple buffer-type functions. The device produces 30 mA of drive current. Therefore, this device is ideal for driving multiple inputs and for high-speed applications up to 100 MHz. The outputs are high voltage tolerant up to 30 V for the SNx407.

9.2 Typical Application



Copyright © 2016 Texas Instruments Incorporated

Figure 4. Typical Application Diagram

9.2.1 Design Requirements

Avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads; therefore, routing and load conditions must be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs: See t_{PHL} and t_{PLH} in Switching Characteristics.
 - Specified high and low levels: See V_{IH} and V_{IL} in Recommended Operating Conditions.
- 2. Recommend Output Conditions
 - Load currents must not exceed 30 mA.
 - Outputs must not be pulled above 30 V for the SNx407 device.

Copyright © 1983–2016, Texas Instruments Incorporated Submit Documents



Typical Application (continued)

9.2.3 Application Curve




Figure 5. Vol vs IoL

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating (see *Recommended Operating Conditions*).

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. TI recommends 0.1 μF for devices with a single supply. If there are multiple V_{CC} pins, then TI recommends 0.01 μF or 0.022 μF for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μF and a 1 μF are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver.

11.2 Layout Example




Figure 6. Layout Diagram



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, (SCBA004)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN5407	Click here	Click here	Click here	Click here	Click here
SN5417	Click here	Click here	Click here	Click here	Click here
SN7407	Click here	Click here	Click here	Click here	Click here
SN7417	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me*to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

Blu-ray Disc is a registered trademark of Blue-ray Disc Association.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 1983–2016, Texas Instruments Incorporated Submit Documentation Feedback



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Submit Documentation Feedback

Copyright © 1983–2016, Texas Instruments Incorporated

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
JM38510/00803BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 00803BCA
JM38510/00803BDA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 00803BDA
SN5407J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5407J
SN5417J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5417J
SN7407D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	0 to 70	7407
SN7407DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	7407
SN7407DRE4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	7407
SN7407DRG4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	7407
SN7407N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN7407N
SN7407NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN7407
SN7417D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	0 to 70	7417
SN7417DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	7417
SN7417N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU NIPDAU	N/A for Pkg Type	0 to 70	SN7417N
SNJ5407FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5407FK
SNJ5407J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5407J
SNJ5407W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5407W
SNJ5417J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5417J

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN5407, SN5417, SN7407, SN7417:

Catalog: SN7407, SN7417

Military: SN5407, SN5417

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN7407DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN7407NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN7417DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 20-Feb-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN7407DR	SOIC	D	14	2500	353.0	353.0	32.0
SN7407NSR	SOP	NS	14	2000	356.0	356.0	35.0
SN7417DR	SOIC	D	14	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
JM38510/00803BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/00803BDA	W	CFP	14	25	506.98	26.16	6220	NA
SN7407N	N	PDIP	14	25	506	13.97	11230	4.32
SN7407N	N	PDIP	14	25	506	13.97	11230	4.32
SN7407NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN7407NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN7417N	N	PDIP	14	25	506	13.97	11230	4.32
SN7417N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ5407FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ5407W	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated