


INA146 高电压可编程增益差分放大器

1 特性

- 高共模电压：
 - $V_S = 5V$ 时为 $40V$
 - $V_S = \pm 15V$ 时为 $\pm 100V$
- 差分增益 = $0.1V/V$ 至 $100V/V$ ：
 - 可通过外部电阻器设定
- 低静态电流： $570\mu A$
- 宽电源电压范围：
 - 单电源： $4.5V$ 至 $36V$
 - 双电源： $\pm 2.25V$ 至 $\pm 18V$
- 低增益误差： 0.025%
- 高共模抑制： $80dB$

2 应用

- 电芯化成和测试设备
- 交流驱动器控制模块
- HVAC 控制器
- 专业音频放大器 (机架式)
- 可编程直流电源
- 数据采集 (DAQ)



INA146 简化方框图

3 说明

INA146 是一款精密差分放大器，用于精确衰减高差分电压并抑制高共模电压，以便与常见信号处理电压电平兼容。高电压功能还可提供固有的输入保护。输入共模范围扩展到超出两个电源轨，从而使 INA146 成为单电源和双电源应用的理想选择。

片上精密电阻器经过激光修整，可实现精确增益和高共模抑制。这些电阻器的出色 TCR 跟踪功能可在温度范围内提供持续的高精度。

当输出放大器用作单位增益缓冲器时， $10:1$ 差分放大器可提供 $0.1V/V$ 增益。在此配置中，可以测量高达 $\pm 100V$ 的输入电压。可使用一个外部电阻器对来设定大于 $0.1V/V$ 的增益，而不会影响共模输入范围。

INA146 采用 SO-8 表面贴装封装，可在 $-40^{\circ}C$ 至 $85^{\circ}C$ 的额定工业工作温度范围内运行。

封装信息

器件型号	封装 ⁽¹⁾	额定温度范围	封装尺寸 ⁽²⁾
INA146	SOIC (8)	$-40^{\circ}C$ 至 $85^{\circ}C$	$4.90mm \times 6.00mm$

- 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。
- 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



Table of Contents

1 特性	1	6 Application and Implementation	11
2 应用	1	6.1 Application Information.....	11
3 说明	1	7 Device and Documentation Support	17
4 Pin Configuration and Functions	3	7.1 第三方产品免责声明.....	17
5 Specifications	4	7.2 Documentation Support.....	17
5.1 Absolute Maximum Ratings.....	4	7.3 接收文档更新通知.....	17
5.2 ESD Ratings	4	7.4 支持资源.....	17
5.3 Recommended Operating Conditions.....	4	7.5 Trademarks.....	17
5.4 Thermal Information.....	4	7.6 静电放电警告.....	17
5.5 Electrical Characteristics $V_S = \pm 2.25\text{ V}$ to $\pm 18\text{ V}$	5	7.7 术语表.....	17
5.6 Electrical Characteristics $V_S = 5\text{ V}$ Single Supply.....	6	8 Revision History	18
5.7 Amplifier A1, A2 Performance.....	7	9 Mechanical, Packaging, and Orderable Information..	19
5.8 Typical Performance Curves.....	8		

4 Pin Configuration and Functions

Top View

SO-8




图 4-1. INA146 D Package, 8-Pin SOIC (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
Ref	1	I	Reference input. This pin must be driven by a low impedance source.
V _{IN-}	2	I	Negative (inverting) input
V _{IN+}	3	I	Positive (non-inverting) input
V _{S-}	4	-	Negative supply
R _G	5	I	Gain setting input. Place a resistor network between pin 1 and pin 5.
V _O	6	O	Output of amplifier A2
V _{S+}	7	-	Positive supply
V _{O1}	8	O	Output of amplifier A1

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_S	Supply voltage	Dual supply, $V_S = (V_{S+}) - (V_{S-})$		±18	V
		Single supply, $V_S = (V_{S+}) - 0\text{ V}$		36	
V_{IN+}, V_{IN-}	Signal input voltage			±100	V
	Signal input current			±1	mA
	Output short-circuit ⁽²⁾		Continuous		
T_A	Operating temperature		– 55	125	°C
T_{stg}	Storage temperature		– 55	125	°C
T_J	Junction temperature			150	°C
	Lead temperature (soldering, 10 s)			240	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to $V_S / 2$.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V_S	Supply voltage	Single-supply	4.5	30	36	V
		Dual-supply	±2.25	±15	±18	
T_A	Specified temperature		– 40		85	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA146	UNIT
		SO-8	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	6.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	54.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics $V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}$

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}$, $R_L = 10 \text{ k}\Omega$, $V_{REF} = 0 \text{ V}$, $V_{CM} = V_S / 2$, and $G = 0.1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V _{OS}	Offset voltage, V _O	RTI, V _S = ±15 V, V _{CM} = 0 V			±1	±5	mV
	Offset voltage, V _{O1}	RTI			±1		mV
	Offset voltage drift	RTI, T _A = - 40°C to 85°C			±10		µV/°C
PSRR	Power-supply rejection ratio	RTI, V _S = ±1.35 V to ±18 V			±100	±600	µV/V
V _{CM}	Common-mode voltage ⁽¹⁾	V _S = ±15 V, V _{IN} = 0 V		- 100		100	V
CMRR	Common-mode voltage rejection	RTI, 11 (- V _S) < V _{CM} < 11 (V _S -1) , R _S = 0 Ω		70	80		dB
		T _A = - 40°C to 85°C		64	74		
	Differential input impedance	Non-inverting input			110		kΩ
		Inverting input			91.7		
	Common-mode input impedance				55		kΩ
BIAS CURRENT							
I _B	Bias Current	V _{CM} = V _S / 2			±50		nA
I _{OS}	Offset Current				±5		nA
NOISE							
e _N	Voltage noise	RTI, f _B = 0.1 Hz to 10 Hz			12		µV _{PP}
		RTI, f = 1 kHz			550		nV/ √ Hz
GAIN							
	Gain			0.1		100	V/V
GE	Gain error	V _O = (V -) + 0.15 V to (V+) - 1 V, R _L = 100 kΩ, G = 1			±0.025	±0.1	%
		V _O = (V -) + 0.3 V to (V+) - 1.25 V, R _L = 10 kΩ, G = 1			±0.025	±0.1	
	Gain error drift ⁽²⁾	T _A = - 40°C to 85°C	V _O = (V -) + 0.25 V to (V+) - 1 V, R _L = 100 kΩ, G = 1		±1	±10	ppm/°C
			V _O = (V -) + 0.5 V to (V+) - 1.25 V, R _L = 10 kΩ, G = 1		±1	±10	
	Gain nonlinearity	V _O = (V -) + 0.3 V to (V+) - 1.25 V, G = 1			±0.001	±0.01	% of FSR
OUTPUT							
	Output voltage	R _L = 100 kΩ, G = 1		(V -) + 0.15	(V+) - 1	V	
			T _A = - 40°C to 85°C	(V -) + 0.25	(V+) - 1		
		R _L = 10 kΩ, G = 1		(V -) + 0.3	(V+) - 1.25		
			T _A = - 40°C to 85°C	(V -) + 0.5	(V+) - 1.25		
C _L	Load capacitance	Stable operation			1		nF
I _{SC}	Short-circuit current	Continuous to V _S / 2			±15		mA
FREQUENCY RESPONSE							
BW	Bandwidth, - 3 dB	G = 0.1			550		kHz
		G = 1			50		
SR	Slew rate				0.3		V/µs
t _S	Settling time	To 0.1%,	V _O = 10 V-step		40		µs
		To 0.01%	V _O = 10 V-step		80		
	Overload recovery	50% input overload			40		µs
POWER SUPPLY							

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.25\text{ V}$ to $\pm 18\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 0.1$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_Q	Quiescent current	$V_{\text{IN}} = 0\text{ V}$		± 570	± 700	μA
		$T_A = -40^\circ\text{C}$ to 85°C			± 750	

- (1) Input common-mode voltage varies with output voltage; see *Typical Characteristics*.
 (2) Specified by wafer test.

5.6 Electrical Characteristics $V_S = 5\text{ V}$ Single Supply

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 0.1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V _{OS}	Offset voltage, V _O	RTI, V _{CM} = 0 V		±3		±10	mV
	Offset voltage, V _{O1}	RTI, V _{CM} = 0 V		±1			mV
	Offset voltage drift	RTI, T _A = - 40°C to 85°C		±10			µV/°C
PSRR	Power-supply rejection ratio	RTI, V _S = ±1.35 V to ±18 V		±100		±600	µV/V
V _{CM}	Common-mode voltage ⁽¹⁾	V _{IN} = 0 V		- 25		19	V
CMRR	Common-mode voltage rejection	V _{CM} = - 25 V to 19 V, R _S = 0 Ω		70	80		dB
		T _A = - 40°C to 85°C		64	74		
	Differential input impedance	Non-inverting input		110			kΩ
		Inverting input		91.7			
	Common-mode input impedance			55			kΩ
BIAS CURRENT							
I _B	Bias Current	V _{CM} = V _S / 2		±50			nA
I _{OS}	Offset Current	V _{CM} = V _S / 2		±5			nA
NOISE							
e _N	Voltage noise	RTO, f _B = 0.1 Hz to 10 Hz		12			µV _{PP}
		RTO, f = 1 kHz		550			nV/ √ Hz
GAIN							
	Gain			0.1		100	V/V
GE	Gain error	V _O = 0.15 V to 4 V, R _L = 100 kΩ		±0.025		±0.1	%
		V _O = 0.3 V to 3.75 V, R _L = 10 kΩ		±0.025		±0.1	
	Gain error drift ⁽²⁾	T _A = - 40°C to 85°C	V _O = 0.25 V to 4 V, R _L = 100 kΩ	±1		±10	ppm/°C
			V _O = 0.5 V to 3.75 V, R _L = 10 kΩ	±1		±10	
	Gain nonlinearity	V _O = 0.3 V to 3.75 V		±0.001		±0.01	% of FSR
OUTPUT							
	Output voltage	R _L = 100 kΩ		0.15	4		V
			T _A = - 40°C to 85°C	0.25	4		
		R _L = 10 kΩ		0.3	3.75		
			T _A = - 40°C to 85°C	0.5	3.75		
C _L	Load capacitance	Stable operation		1			nF
I _{SC}	Short-circuit current	Continuous to V _S / 2		±15			mA
FREQUENCY RESPONSE							
BW	Bandwidth, - 3 dB	G = 0.1		550			kHz
		G = 1		50			
SR	Slew rate			0.3			V/µs
t _s	Settling time	To 0.1%,	V _O = 10 V-step	40			µs
		To 0.01%	V _O = 10 V-step	80			

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 0.1$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Overload recovery	50% input overload			40		μs
POWER SUPPLY						
I_Q	Quiescent current	$V_{\text{IN}} = 0\text{ V}$		± 570	± 700	μA
		$T_A = -40^\circ\text{C}$ to 85°C			± 750	

- (1) Input common-mode voltage varies with output voltage; see *Typical Characteristics*.
(2) Specified by wafer test.

5.7 Amplifier A1, A2 Performance

at $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 0.1$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V_{OS}	Offset voltage, V_O	RTI, $V_S = \pm 15\text{ V}$, $V_{\text{CM}} = V_O = 0\text{ V}$		± 0.5		mV
	Offset voltage drift	RTI, $T_A = -40^\circ\text{C}$ to 85°C		± 1		$\mu\text{V}/^\circ\text{C}$
V_{CM}	Common-mode voltage ⁽¹⁾	$V_{\text{IN}} = V_O = 0\text{ V}$		V_{S-} to $(V_{S+}) - 1$		V
CMRR	Common-mode voltage rejection	$V_{\text{CM}} = V_{S-}$ to $(V_{S+}) - 1$		90		dB
GAIN						
A_{OL}	Open Loop Gain			110		dB
BIAS CURRENT						
I_B	Bias Current			± 50		nA
I_{OS}	Offset Current			± 5		nA
OUTPUT						
	Resistor at V_{O1}	Initial		10		$\text{k}\Omega$
	Error at V_{O1}			± 1		%
	Error drift at V_{O1}			± 100		$\text{ppm}/^\circ\text{C}$

- (1) Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

5.8 Typical Performance Curves

At $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $G = 0.1$, $R_L = 10\text{ k}\Omega$ connected to ground and Ref pin connected to ground, unless otherwise noted.




图 5-1. Gain vs Frequency




图 5-2. Gain vs Frequency




图 5-3. Common-mode Rejection vs Frequency




图 5-4. Power Supply Rejection vs Frequency




图 5-5. Input Voltage Noise Density




图 5-6. 0.1-Hz to 10-Hz Voltage Noise (R_{ti})




图 5-7. Quiescent Current and Short-circuit Current vs Temperature




图 5-8. Slew Rate vs Temperature




图 5-9. Gain and Phase vs Frequency Op Amp A1 and A2




图 5-10. Settling Time vs Load Capacitance




图 5-11. Maximum Output Voltage Swing vs Output Current




图 5-12. Offset Voltage Production Distribution




图 5-13. Offset Voltage Production Distribution








图 5-14. Offset Voltage Drift Production Distribution

图 5-15. Small-signal Step Response ($G = 0.1$, $R_L = 10\text{ k}\Omega$, $C_L = 200\text{ pF}$)图 5-16. Small-signal Step Response ($G = 0.1$, $C_L = 1000\text{ pF}$)图 5-17. Small-signal Step Response ($G = 1$, $C_L = 1000\text{ pF}$)图 5-18. Large-signal Step Response ($G = 1$, $R_L = 10\text{ k}\Omega$, $C_L = 200\text{ pF}$)

6 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

6.1 Application Information

The INA146 is a programmable gain difference amplifier consisting of a gain of 0.1 difference amplifier and a programmable-gain output buffer stage. Basic circuit connections are shown in 图 6-1. Power supply bypass capacitors must be connected close to pins 4 and 7, as shown. The amplifier is programmable in the range of $G = 0.1$ to $G = 50$ with two external resistors.

The output of A1 is connected to the noninverting input of A2 through a 10-k Ω resistor which is trimmed to $\pm 1\%$ absolute accuracy. The A2 input is available for applications such as a filter or a precision current source. See application figures for examples.

6.1.1 Operating Voltage

The INA146 is fully specified for supply voltages from ± 2.25 V to ± 18 V with key parameters specified over the temperature range -40°C to 85°C . The INA146 can be operated with single or dual supplies with excellent performance. Parameters that vary significantly with operating voltage, load conditions or temperature are shown in the typical performance curves.

6.1.2 Setting the Gain


The gain of the INA146 is set by using two external resistors, R_{G1} and R_{G2} , according to the equation:

$$G = 0.1 \times (1 + R_{G2}/R_{G1})$$

For a total gain of 0.1, A2 is connected as a buffer amplifier with no R_{G1} . A feedback resistor, $R_{G2} = 10$ k Ω , must be used in the buffer connection. This provides bias current cancellation (in combination with internal R_5) to assure specified offset voltage performance. Commonly used values are shown in the table of 图 6-1. Resistor values for other gains must be chosen to provide a 10-k Ω parallel resistance.

6.1.3 Common-mode Range

The 10:1 input resistor ratio of the INA146 provides an input common-mode range that can extend well beyond the power supply rails. Exact range depends on the power supply voltage and the voltage applied to the Ref terminal (pin 1). For proper operation, the voltage at the non-inverting input of A1 (an internal node) must be within the linear operating range. The voltage is determined by the simple 10:1 voltage divider between pin 3 and pin 1. This voltage must be between V^- and $(V^+) - 1$ V.



STANDARD 1% RESISTORS				
TOTAL GAIN (V/V)	A2 GAIN (V/V)	RG1 (Ω)	RG2 (Ω)	RB (Ω)
0.1	1	(None)	10k	—
0.2	2	20k	20k	—
0.5	5	12.4k	49.9k	—
1	10	11.0k	100k	—
2	20	10.5k	200k	—
5	50	10.2k	499k	—
10	100	10.2k	1M	—
20	200	499	100k	9.53k
50	500	100	49.9k	10k
100	1000	100	100k	10k

图 6-1. Basic Circuit Connections

6.1.4 Offset Trim

The INA146 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. 图 6-2 shows an optional circuit for trimming the offset voltage. A voltage applied to the Ref terminal is summed with the output signal. This feature can be used to null offset voltage. To maintain good common-mode rejection, the source impedance of a signal applied to the Ref terminal must be less than 10 Ω and a resistor added to the positive input terminal must be 10 times that, or 100 Ω. Alternatively, the trim voltage can be buffered with an operational amplifier such as the OPA277.

6.1.5 Input Impedance

The input impedance of the INA146 is determined by the input resistor network and is approximately 100 kΩ. The source impedance at the two input terminals must be nearly equal to maintain good common-mode rejection. A 12-Ω mismatch in impedance between the two inputs causes the typical common-mode rejection to be degraded to approximately 72 dB. 图 6-7 shows a common application measuring power supply current through a shunt resistor. The source impedance of the shunt resistor, RS, is balanced by an equal compensation resistor, RC.

Source impedances greater than 800 Ω are not recommended, even if the source impedances are perfectly matched. Internal resistors are laser trimmed for accurate ratios, not to absolute values. Adding equal resistors greater than 800 Ω can cause a mismatch in the total resistor ratios, degrading CMR.




图 6-2. Optional Offset Trim Circuit




图 6-3. Measuring Voltages Greater Than Supply Voltage




图 6-4. Noise Filtering




图 6-5. Output Clamp




图 6-6. Precision Clamp




图 6-7. Current Monitor, $G = 1$




图 6-8. Comparator Output With Optional Hysteresis Application to Sense Lamp Burn-Out




图 6-9. AC Coupling (DC Restoration)




图 6-10. Precision Current Source

7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

7.2 Documentation Support

7.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Comprehensive Error Calculation for Instrumentation Amplifiers](#), application note
- Texas Instruments, [High-Voltage Signal Conditioning for Low Voltage ADCs](#), application note
- Texas Instruments, [Analog Engineer's Calculator](#), application

7.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

7.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

7.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

7.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

7.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

8 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (September 1999) to Revision A (October 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式。.....	1
• Changed pin 7 from V+ to V _{S+} and pin 4 from V- to V _{S-}	3
• Added VREF = 0 V, VCM = VS / 2 "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and <i>Typical Characteristics</i> for clarity.....	5
• Changed from Offset Voltage vs Power Supply to Power-supply rejection ratio for more clarity.....	5
• Change test condition V _{CM} formula for more clarity.....	5
• Added test condition "TA = - 40°C to 85°C" for "Gain error vs temperature" in <i>Electrical Characteristics</i> and renamed to "Gain drift" for clarity.....	5
• Added test condition "TA = -40°C to 85°C" for Output over Temperature in <i>Electrical Characteristics</i>	5
• Added test condition "Continuous to VS / 2" short-circuit current specification in <i>Electrical Characteristics</i> for clarity.....	5
• Deleted redundant voltage range, operating temperature range, and specification temperature range specifications from <i>Electrical Characteristics</i>	5
• Added VREF = 0 V, VCM = VS / 2, to "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and <i>Typical Characteristics</i> for clarity.....	6
• Changed from Offset Voltage vs Power Supply to Power-supply rejection ratio for more clarity.....	6
• Added test condition "TA = - 40°C to 85°C" for "Gain error vs temperature" in <i>Electrical Characteristics</i> and renamed to "Gain drift" for clarity.....	6
• Added test condition "TA = - 40°C to 85°C" to "Output voltage" in <i>Electrical Characteristics</i>	6
• Added test condition "Continuous to VS / 2" short-circuit current specification in <i>Electrical Characteristics</i> for clarity.....	6
• Deleted redundant voltage range, operating temperature range, and specification temperature range specifications from <i>Electrical Characteristics</i>	6
• Added VREF = 0 V, VCM = VS / 2 to "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and <i>Typical Characteristics</i> for clarity.....	7

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA146UA	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	INA 146UA
INA146UA/2K5	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 146UA

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA146UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA146UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA146UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
INA146UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司