







SN74LV138A

SN74LV138A 3 线至 8 线解码器或多路信号分离器

1 特性

- V_{CC} 工作范围为 2V 至 5.5V
- 5V 时 t_{pd} 最大值为 9.5ns
- V_{CC} = 3.3V、T_A = 25°C 时, V_{OLP} (输出接地反弹)典型值小于 0.8V
- V_{CC} = 3.3V、T_A = 25°C 时, V_{OHV} (输出 V_{OH} 下冲) 典型值大于 2.3V
- 所有端口上均支持混合模式电压运行
- loff 支持局部断电模式运行
- 闩锁性能超过 250mA,符合 JESD 17 规范

2 应用

- 输出扩展
- LED 矩阵控制
- 7 段显示控制
- 8 位数据存储

3 说明

SN74LV138A 器件是旨在于 2V 至 5.5V V_{CC} 下运行的 3线至8线解码器/多路解复用器。

二进制选择输入 (A_0, A_1, A_2) 和三个使能输入 (G2、G0、G1)条件可从八条输出线路中选择其中一 条。两个低电平有效使能输入($\overline{G0}$ 、 $\overline{G1}$)和一个高电 平有效使能输入 (G2) 可在扩展时减少对外部门电路或 反相器的需求。


封装信息

器件型号	封装 ⁽¹⁾	封装尺寸
	D (SOIC , 16)	9.90mm × 3.91mm
	DB (SSOP , 16)	6.20mm × 5.30mm
	DGV (TVSOP , 16)	3.60mm × 4.40mm
SN74LV138A	NSA (BGA , 16)	2.00mm × 2.00mm
	PW (TSSOP , 16)	5.00mm × 4.40mm
	RGY (VQFN , 16)	4.00mm × 3.50mm
	BQB (WQFN , 16)	3.60mm × 2.60mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附

English Data Sheet: SCLS395





English Data Sheet: SCLS395



Table of Contents

1 特性 1	8.1 Overview	10
2 应用 1	8.2 Functional Block Diagram	10
3 说明 1	8.3 Feature Description	10
4 Revision History3	8.4 Device Functional Modes	11
5 Pin Configuration and Functions4	9 应用和实施	13
6 Specifications 5	9.1 Application Information	
6.1 Absolute Maximum Ratings5	9.2 Typical Application	13
6.2 ESD Ratings5	9.3 Power Supply Recommendations	
6.3 Recommended Operating Conditions ⁽¹⁾ 6	9.4 Layout	
6.4 Thermal Information6	10 Device and Documentation Support	
6.5 Electrical Characteristics	10.1 Documentation Support	
6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.25 V7	10.2 接收文档更新通知	
6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	10.3 支持资源	
6.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 7	10.4 Trademarks	
6.9 Operating Characteristics8	10.5 静电放电警告	
6.10 Typical Characteristics8	10.6 术语表	
7 Parameter Measurement Information9	11 Mechanical, Packaging, and Orderable	
8 Detailed Description10	Information	17
4 Revision History Changes from Revision M (December 2022) to Revisi	ion N (March 2022)	Poge
		Page
• 根据当前标准更新了文档的结构布局		1
Changes from Revision L (August 2005) to Revision	M (December 2022)	Page
• 更新了整个文档中的编号、格式、表格、图和交叉参	考,以反映现代数据表标准	 1
。 海加了 高田 如八	3 , 2 % 3	



5 Pin Configuration and Functions




图 5-1. D, DB, DGV, NS and PW Package 16-Pin (Top View)




图 5-2. RGY and BQB Package 16-Pin (Top View)

表 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	IIPE\/	DESCRIPTION
A ₀	1	I	Address select 0
A ₁	2	I	Address select 1
A ₂	3	I	Address select 2
G2	6	I	Strobe input
<u>G0</u>	4	I	Strobe input, active low
G1	5	I	Strobe input, active low
GND	8	G	Ground
V _{CC}	16	Р	Positive supply
Y ₀	15	0	Output 0
Y ₁	14	0	Output 1
Y ₂	13	0	Output 2
Y ₃	12	0	Output 3
Y ₄	11	0	Output 4
Y ₅	10	0	Output 5
Y ₆	9	0	Output 6
Y ₇	7	0	Output 7
Thermal Pad	1	-	Thermal Pad ⁽²⁾

Product Folder Links: SN74LV138A

- (1) Signal Types: I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power
- (2) BQB and RGY package only



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			- 0.5	7	V
VI	Input voltage range ⁽²⁾			- 0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		- 0.5	7	V	
Vo	Output voltage range ^{(2) (3)}			- 0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0			- 20	mA
I _{OK}	Output clamp current	V _O < 0			- 50	mA
Io	Continuous output current	V _O = 0 to V _{CC}			±25	mA
	Continuous current through V _{CC} or GND				±50	mA
T _{stg}	Storage temperature range			- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

English Data Sheet: SCLS395



6.3 Recommended Operating Conditions⁽¹⁾

			SN74LV1	138A	UNIT
			MIN	MAX	UNII
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	High lavel mark valle as	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
V_{IL}	Low level input veltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
	<u> </u>	V _{CC} = 2 V		- 50	μА
	High lavel autout augusta	V _{CC} = 2.3 V to 2.7 V		- 2	
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		- 6	mA
		V _{CC} = 4.5 V to 5.5 V		- 12	
		V _{CC} = 2 V		50	μА
	Laveland autout aurost	V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δ t / Δ v	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature	•	- 40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

		SN74LV138A								
THERMAL METRIC(1)		D	DB	DGV	NS	PW	RGY	BQB	UNIT	
		16 PINS								
R ₀ JA	Junction-to-ambient thermal resistance	73	82	120	64	108	39	86	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see *IC Package Thermal Metrics*.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	SN74L	UNIT			
	PARAMETER	TEST CONDITIONS	V CC	MIN	TYP	MAX		
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1				
V	High-Level Output Voltage	I _{OH} = -2 mA	2.3 V	2			V	
V _{OH}	riigii-Level Output voltage	I _{OH} = -6 mA	3 V	2.48			'	
		I _{OH} = - 12 mA	4.5 V	3.8				

Product Folder Links: SN74LV138A

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V	SN74LV138A	UNIT
	FARAINETER	TEST CONDITIONS	V _{cc}	MIN TYP MAX 0.1 0.4 0.44 0.55 ±1 20	UNII
		I _{OL} = 50 μA	2 V to 5.5 V	0.1	
V	V _{OL} Low-Level Output Voltage	I _{OL} = 2 mA	2.3 V	0.4	
VOL		I _{OL} = 6 mA	3 V	0.44	v
		I _{OL} = 12 mA	4.5 V	0.55	
I _I	Input Current	V _I = 5.5 V or GND	0 to 5.5 V	±1	μА
I _{CC}	Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	μА
I _{off}	Input/Output Power-Off Leakage Current	V_{I} or $V_{O} = 0$ to 5.5 V	0	5	μА
Ci	Input Capacitance	V _I = V _{CC} or GND	3.3 V	2.1	pF

6.6 Switching Characteristics, V_{CC} = 2.5 V \pm 0.25 V

over recommended operating free-air temperature range (unless otherwise noted) (see 🛭 7-1)

PARAMETER	FROM	FROM TO		T _A = 25°C			SN74L	UNIT	
PARAMETER	(INPUT)	(OUTPUT)) CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONIT
t _{pd}	A ₀ , A ₁ , A ₂				11.7	17.6	1	21	
	G2	Y	C _L = 15 pF		12.3	19.2	1	22	-
	G0 or G1				11.4	18.2	1	21	
	A ₀ , A ₁ , A ₂		C _L = 50 pF		14.9	21.4	1	25	
t _{pd}	G2	Υ			15.7	22.6	1	26	ns
	G0 or G1				14.8	22	1	25	

6.7 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see 8 7-1)

PARAMETER	FROM	то	LOAD		T _A = 25°C			SN74LV138A		
PARAMETER	(INPUT)	(OUTPUT) CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT		
	A ₀ , A ₁ , A ₂		Y C _L = 15 pF		8.1	11.4	1	13.5		
t _{pd}	G2	Y C _L = 15			8.4	12.8	1	15	ns	
	G0 or G1				7.8	11.4	1	13.5		
	A ₀ , A ₁ , A ₂		Y C _L = 50 pF		10.3	15.8	1	18		
t _{pd}	G2	Y			10.6	16.3	1	18.5	ns	
	G0 or G1				10	14.9	1	17		

6.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

PARAMETER	FROM	TO LOAD		T _A = 25°C			SN74L	V138A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONIT
t_{pd} $C_L = 15 pF$		5.6	8.1	1	9.5				
	Y	C _L = 15 pF		5.7	8.1	1	9.5	ns	
	G0 or G1				5.4	8.1	1	9.5	1
	A ₀ , A ₁ , A ₂		C _L = 50 pF		7	10.1	1	11.5	
t _{pd}	G2	Υ			7.1	10.1	1	11.5	ns
	G0 or G1				6.8	10.1	1	11.5	




6.9 Operating Characteristics

T_A = 25°C


	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C .	Power dissipation capacitance	$C_1 = 50 \text{ pF}, f = 10 \text{ MHz}$	3.3 V	16.8	pF
C _{pd}	Power dissipation capacitance	C _L = 30 μr,	5 V	19.1	PI

6.10 Typical Characteristics



Product Folder Links: SN74LV138A


7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t_{PLZ}/t_{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND
Open Drain	V _{CC}

LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- $\mbox{H.}~~\mbox{All parameters and waveforms are not applicable to all devices.}$

图 7-1. Load Circuits and Voltage Waveforms

Product Folder Links: SN74LV138A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

8 Detailed Description

8.1 Overview

The SN74LV138A devices are 3-line to 8-line decoders/demultiplexers designed for 2 V to 5.5 V V_{CC} operation.

These devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs (A_0, A_1, A_2) and the three enable inputs $(G_2, \overline{G_0}, \overline{G_1})$ select one of eight output lines. The two active-low $(\overline{G_0}, \overline{G_1})$ and one active-high (G_2) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram




图 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SCLS395

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a $10-k\Omega$ resistor, however, is recommended and will typically meet all requirements.

8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.3.3 Partial Power Down (Ioff)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

8.3.4 Clamp Diode Structure

图 8-2 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

Function Table

ENABLE INPUTS ⁽¹⁾ SELECT INPUTS					OUTF	PUTS ⁽²⁾							
G2	G0	G1	A ₂	A ₁	A ₀	Y0	Y1	Y20	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Χ	Н	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	Χ	Χ	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н

Product Folder Links: SN74LV138A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



Function Table (continued)

ENA	ENABLE INPUTS ⁽¹⁾ SELECT INPUTS					OUTPUTS ⁽²⁾							
G2	G0	G1	A ₂	A ₁	A ₀	Y0	Y1	Y20	Y3	Y4	Y5	Y6	Y7
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

- H = High Voltage Level, L = Low Voltage Level, X = Don't Care H = Driving High, L = Driving Low, Z = High Impedance State (1)
- (2)

9 应用和实施

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The SN74LV138A is a low drive CMOS device that can be used for a multitude of output expansion applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

9.2 Typical Application




图 9-1. Output Exapnsion with Multiplexer

9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV138A plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV138A plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV138A can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV138A can drive a load with total resistance described by $R_L \geqslant V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Product Folder Links: SN74LV138A



Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV138A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74LV138A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OI} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Product Folder Links: SN74LV138A

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV138A to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})$ Ω . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

9.2.5 Application Curves




图 9-2. Application Timing Diagram

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

9.4.2 Layout Example




图 9-3. Layout Example for the SN74LV138A

Product Folder Links: SN74LV138A



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV138A

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 3-May-2025

PACKAGING INFORMATION

Orderable	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
part number	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LV138ABQBR	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV138A
SN74LV138AD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	LV138A
SN74LV138ADBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV138A
SN74LV138ADGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV138A
SN74LV138ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV138A
SN74LV138ANSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV138A
SN74LV138APW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LV138A
SN74LV138APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV138A
SN74LV138APWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV138A
SN74LV138APWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LV138A
SN74LV138ARGYR	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LV138A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 3-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV138A:

Automotive: SN74LV138A-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 22-Apr-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV138ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV138ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV138ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV138ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV138ANSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV138APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV138APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV138APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV138ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 22-Apr-2025




*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV138ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV138ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV138ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV138ADR	SOIC	D	16	2500	356.0	356.0	35.0
SN74LV138ANSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74LV138APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV138APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV138APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV138ARGYR	VQFN	RGY	16	3000	356.0	356.0	35.0



SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司