











SN74LVC1G18

ZHCSK70L - JULY 2002 - REVISED AUGUST 2019

具有三态取消选定输出 SN74LVC1G18 2 选 1 同相多路信号分离器

1 特性

- 工作温度范围为 -40°C 至 +125°C
- 支持 5V V_{CC} 运行
- 输入电压高达 5.5V
- 支持向下转换到 Vcc
- 电压为 3.3V 时, t_{pd} 最大值为 3.4ns
- 低功耗, I_{CC} 最大值为 10μA
- 电压为 3.3V 时,输出驱动为 ±24mA
- 在 V_{CC} = 3.3V、T_A = 25°C 时, V_{OLP} (输出接地反弹)
 - 典型值小于 0.8V
- 在 V_{CC} = 3.3V, T_A = 25°C 时, V_{OHV} (输出 V_{OH} 下冲)
- 典型值大于 2V
- I_{off} 支持带电插入、局部关断模式和后驱动保护
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器模型 (A115-A)
 - 1000V 充电器件模型 (C101)

2 应用

- 数据中心交换机
- 基带单元 (BBU)
- Wi-Fi 接入点
- 笔记本电脑
- 有源天线系统 (AAS)
- 电器
- 工业监控器
- 咖啡机
- 有线扬声器
- 扫地机器人
- 专业音频接口

3 说明

此同相多路信号分离器专为 1.65V 至 5.5V V_{CC} 运行而设计。

SN74LVC1G18 器件是一款具有三态输出的 2 选 1 同相多路信号分离器。此器件在输入端 A 上缓冲数据,然后根据选定输入端的状态是低还是高,将数据分别传递至输出端 Y0 或 Y1。


NanoFree™封装技术是 IC 封装概念的一项重大突破,它将硅晶片用作封装。

该器件完全 适用于 I_{off} 为了部分断电的应用。I_{off} 电路会禁用输出,从而在器件掉电时防止电流回流损坏器件。

器件信息(1)

	HH I I IH 10.	
器件型号	封装	封装尺寸 (标称值)
SN74LVC1G18DBVR	SOT-23 (6)	2.90mm x 2.80mm
SN74LVC1G18DCKR	SC70 (6)	2.00mm × 1.10mm
SN74LVC1G18DRYR	SON (6)	1.45mm x 1.00mm
SN74LVC1G18DSFR	SON (6)	1.00mm × 1.00mm
SN74LVC1G18YZPR	DSBGA (6)	1.39mm × 0.89mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。





目录

1	特性 1		8.2 Functional Block Diagram	11
2	应用 1		8.3 Feature Description	11
3	说明 1		8.4 Device Functional Modes	12
4	修订历史记录	9	Application and Implementation	13
5	Pin Configuration and Functions		9.1 Application Information	13
6	Specifications5		9.2 Typical Application	13
U	6.1 Absolute Maximum Ratings 5	10	Power Supply Recommendations	16
	6.2 ESD Ratings	11	Layout	16
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	16
	6.4 Thermal Information		11.2 Layout Example	
	6.5 Electrical Characteristics	12	器件和文档支持	
	6.6 Switching Characteristics, –40 to 85°C		12.1 文档支持	
	6.7 Switching Characteristics, –40 to 125°C7		12.2 接收文档更新通知	
	6.8 Operating Characteristics		12.3 社区资源	17
	6.9 Typical Characteristics		12.4 商标	17
7	Parameter Measurement Information9		12.5 静电放电警告	17
8	Detailed Description11		12.6 Glossary	17
5	8.1 Overview	13	机械、封装和可订购信息	


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision K (July 2012) to Revision LPage• 将文档更新为新的 TI 数据表格式。1• 已删除 订购信息表。1• 更新了 I_{off} 特性中添加了"INA212-Q1: 1000V/V"1• 已添加 音频播放器1• 已添加 添加了器件信息表1• Added Operating junction temperature5• Added Handling Ratings table5• Added Thermal Information table6



5 Pin Configuration and Functions



DBV and DCK Package 6-Pin SOT-23 and SC70 Top View




Not to scale. See the mechanical drawings at the end of the data sheet for package dimensions.

Pin Functions

	PIN			
NAME	DBV, DCK, DRY, DSF	YZP	I/O	DESCRIPTION
S	1	A1	Input	Active output selection (LOW = Y0, HIGH = Y1)
GND	2	B1	_	Ground
Α	3	C1	Input	Input A
Y ₁	4	C2	Output	Output Y ₁
V _{CC}	5	B2	Positive supply	
Y ₀	6	A2	Output V ₀	



Logic Diagram (Positive Logic)





6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-impedance or power-c	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high or low state (2)(1)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND		±100	mA	
T_{J}	Operating junction temperature		150	°C	
T _{stg}	Storage temperature	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

Supply voltage	Operating						
Supply voltage	Operating						
11,7	Data retention only	1.5		V			
	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}					
	V _{CC} = 2.3 V to 2.7 V	1.7		V			
High-level input voltage	V _{CC} = 3 V to 3.6 V	2	2				
	V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}					
	V _{CC} = 1.65 V to 1.95 V	0.	35 × V _{CC}				
	V _{CC} = 2.3 V to 2.7 V		0.7	.,			
Low-level input voltage		0.8	V				
	V _{CC} = 4.5 V to 5.5 V	0.3 × V _{CC}					
Input voltage		0	5.5	V			
Output voltage		0	V _{CC}	V			
	V _{CC} = 1.65 V		-4				
	V _{CC} = 2.3 V		-8				
High-level output current			-16	mA			
	$V_{CC} = 3 V$		-24				
	V _{CC} = 4.5 V		-32				
			4				
			8				
Low-level output current			16	mA			
	V _{CC} = 3 V		24				
	V _{CC} = 4.5 V		32				
Input transition rise or fall rate			10	ns/V			
•			5				
Operating free-air temperature	1 00	-40	125	°C			
Operating free-air temperature		-40	125	°C			
	Output voltage High-level output current Low-level output current Input transition rise or fall rate	$ \begin{array}{l} \mbox{\begin{tabular}{ll} High-level input voltage} & \mbox{\begin{tabular}{ll} $V_{\rm CC} = 3.8 \ V \ to \ 3.6 \ V \\ \hline $V_{\rm CC} = 4.5 \ V \ to \ 5.5 \ V \\ \hline $V_{\rm CC} = 1.65 \ V \ to \ 1.95 \ V \\ \hline $V_{\rm CC} = 2.3 \ V \ to \ 2.7 \ V \\ \hline $V_{\rm CC} = 2.3 \ V \ to \ 3.6 \ V \\ \hline $V_{\rm CC} = 3.0 \ V \ to \ 5.5 \ V \\ \hline \hline \mbox{\begin{tabular}{ll} Input voltage} \\ \hline \mbox{\begin{tabular}{ll} Output voltage} \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 1.65 \ V \\ V_{\rm CC} = 2.3 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 3.5 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 3.3 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 3.3 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 3.3 \ V \ 2.5 \ V \pm 0.2 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 3.3 \ V \pm 0.3 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 3.3 \ V \pm 0.3 \ V \\ \hline \mbox{\begin{tabular}{ll} V_{\rm CC} = 5.5 \ V \pm 0.5 \ V \\ \hline \end{tabular}} }$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

		SN74LVC1G18						
	THERMAL METRIC ⁽¹⁾ DBV DCK				DSF	YZP	UNIT	
		6 PINS	6 PINS	6 PINS	6 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	236.1	278.7	306.7	300.3	123.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	174.0	217.8	207.2	183.5	1.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	111.5	124.6	181.1	170.7	38.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	93.5	105.2	49.9	24.2	0.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	111.2	124.1	180.3	170.2	38.9	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

			-4	10 to 85°C		-40	0 to 125°C		
PARAMETE R	TEST CONDITIONS	V _{CC}	MIN	TYP ⁽¹⁾ N	IAX	MIN	TYP ⁽¹⁾	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} – 0.1			V _{CC} – 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2			
V_{OH}	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			V
0	$I_{OH} = -16 \text{ mA}$	3 V	2.4			2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.3			
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			3.8			
	I _{OL} = 100 μA	1.65 V to 5.5 V			0.1			0.1	
	I _{OL} = 4 mA	1.65 V		().45			0.45	
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3			0.3	V
02	I _{OL} = 16 mA	2.1/			0.4			0.4	
	I _{OL} = 24 mA	3 V		().55			0.55	
	I _{OL} = 32 mA	4.5 V		().55			0.55	
-	V _I = 5.5 V or GND	0 to 5.5 V			±5			±5	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0			±10			±10	μΑ
l _{OZ}	V _O = 0 to 5.5 V	3.6 V			10			10	μΑ
I _{CC}	$V_I = 5.5 \text{ V or GND}, I_O = 0$	1.65 V to 5.5 V			10			10	μΑ
ΔI_{CC}	One input at $V_{CC} = 0.6 \text{ V}$, Other inputs at $V_{CC} = 0.6 \text{ V}$	r 3 V to 5.5 V			500			500	μΑ
C _I	V _I = V _{CC} or GND	3.3 V		4			4		pF
Co	V _O = V _{CC} or GND	3.3 V		6			6		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics, -40 to 85°C

 $T_A = -40$ to 85°C, $C_L = 30$ pF or 50 pF (unless otherwise noted) (see *Parameter Measurement Information*)

PARA METER	FROM	TO (OUTPUT)	CONDITION	V _{CC} = ± 0.1			2.5 V 2 V	V _{CC} = ± 0.		V _{CC} = ± 0.		UNIT
WIETER	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	۸	V	C _L = 15 pF	2.3	8.4	1.1	4.2	1.1	3.4	0.8	2.7	ns
t _{pd}	А	ř	$C_L = 30 \text{ pF or } 50 \text{ pF}$	3.5	9.3	1.7	5	1.5	4.2	0.7	3.2	ns
t _{en}	S	Υ	C _L = 30 pF or 50 pF	3.6	10.2	1.7	5.6	1.5	4.6	0.9	3.4	ns
t _{dis}	S	Υ	$C_L = 30 \text{ pF or } 50 \text{ pF}$	1.9	12.7	1	5.3	1.1	4.9	0.5	3.3	ns

6.7 Switching Characteristics, -40 to 125°C

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see *Parameter Measurement Information*)

PARA METER	FROM (INPUT)	TO (OUTPUT)	CONDITION	V _{CC} = ± 0.1		V _{CC} = ± 0.	2.5 V 2 V	V _{CC} = ± 0.	3.3 V 3 V	V _{CC} = ± 0.5		UNIT
WIETER	(INFOT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	$C_L = 30 \text{ pF or } 50 \text{ pF}$	3.5	9.8	1.7	5.5	1.5	4.7	0.7	3.7	ns
t _{en}	S	Υ	$C_L = 30 \text{ pF or } 50 \text{ pF}$	3.6	11.2	1.7	6.6	1.5	6.1	0.9	4.9	ns
t _{dis}	S	Υ	$C_L = 30 \text{ pF or } 50 \text{ pF}$	1.9	13.7	1	6.3	1.1	6.4	0.5	4.8	ns



6.8 Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER		TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	UNII
C_{pd}	Power dissipation capacitance	f = 10 MHz	17	17	18	21	pF

6.9 Typical Characteristics

T_A = 25°C; Simulated data




Figure 1. Typical low-level output voltage at common supply values and currents





Figure 2. Typical high-level output voltage at common supply values and currents




7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	INF	PUTS	.,	.,			.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _∟	$R_{\scriptscriptstyle L}$	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.15 V
2.5 V ± 0.2 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 M Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\odot} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{rad} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




Parameter Measurement Information (continued)



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

,,	INPUTS			V		_	.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _L	R _⊾	V _Δ
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
$2.5~\textrm{V}~\pm~0.2~\textrm{V}$	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
$3.3~V~\pm~0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\circ} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and \dot{t}_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH}^{rzt} and t_{PHL}^{rzn} are the same as t_{pd}^{rd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

This device contains one independent 1-of-2 noninverting demultiplexer with high-impedance outputs when disabled.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS 3-State Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

3-State outputs can be placed into a high-impedance state. In this state, the output will neither source nor sink current, and leakage current is defined by the I_{OZ} specification in the *Electrical Characteristics*. A pull-up or pull-down resistor can be used to ensure that the output remains HIGH or LOW, respectively, during the high-impedance state.

8.3.2 Partial Power Down (Ioff)

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

8.3.3 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

8.3.4 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

8.3.5 Clamp Diode Structure

The inputs and outputs to this device have negative clamping diodes only as depicted in Figure 5.



Feature Description (continued)

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

Table 1. Function Table

INP	UTS	OUTPUTS			
S	Α	Y0	Y1		
L	L	L	Z		
L	Н	Н	Z		
Н	L	Z	L		
Н	Н	Z	Н		



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G18 can be used to select between controlling two analog switches. In this use case, pull-down resistors are connected to both outputs of the SN74LVC1G18 to ensure that a valid state is available for the inputs to the switches at all times. This defaults the switches into the "off" state to prevent unwanted data transmission.

9.2 Typical Application




Figure 6. Typical application block diagram

9.2.1 Design Requirements

- Each analog switch must be controlled by the system controller, but only when the other switch is disabled.
- When the input S is low, the Y₀ output is selected and the Y₁ output is in the high impedance state
- When the input S is high, the Y₁ output is selected and the Y₀ output is in the high impedance state
- When the input A is high, the selected analog switch must be closed
- When the input A is low, the selected analog switch must be open

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC1G18 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the *Absolute Maximum Ratings*.

The SN74LVC1G18 can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF.



Typical Application (continued)

Total power consumption can be calculated using the information provided in CMOS Power Consumption and $C_{\rm nd}$ Calculation.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices*.

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LVC1G18, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74LVC1G18 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the *Recommended Operating Conditions*.

Refer to the Feature Description for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*. The plots in the *Typical Characteristics* provide a relationship between output voltage and current for this device.

Unused outputs can be left floating.

Refer to Feature Description for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout*.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC1G18 to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / 25 \text{ mA}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation



Typical Application (continued)

9.2.3 Application Curves




Figure 7. Simulated application transient response



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Figure 8.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or $V_{\rm CC}$, whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 8. Example layout for the SN74LVC1G18



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 《慢速或浮点 CMOS 输入的影响》
- 《CMOS 功耗与 Cpd 计算》
- 《了解和解读标准逻辑器件数据表》

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的*通知我*进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

NanoFree, E2E are trademarks of Texas Instruments.

静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 2-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LVC1G18DBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C185, C18R)
SN74LVC1G18DCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CJ5, CJF, CJJ, CJ K, CJR)
\$N74LVC1G18DCKRG4	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJ5
SN74LVC1G18DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJ
SN74LVC1G18DSFR	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJ
SN74LVC1G18YZPR	Active	Production	DSBGA (YZP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CJN

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 2-May-2025



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G18DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G18DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G18DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G18DCKRG4	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G18DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G18DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G18YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1




www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G18DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1G18DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G18DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G18DCKRG4	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G18DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G18DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G18YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0





NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:


NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.










NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.






NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司