

Data sheet acquired from Harris Semiconductor SCHS205I

# CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

# High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

February 1998 - Revised February 2005

#### Features

- Typical Propagation Delay: 6ns at  $V_{CC}$  = 5V,  $C_L$  = 15pF,  $T_A$  = 25°C
- High-to-Low Voltage Level Converter for up to V<sub>I</sub> = 16V
- Fanout (Over Temperature Range)
  - Standard Outputs......10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . –55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V

#### **Pinout**

CD54HC4049, CD54HC4050 (CERDIP) CD74HC4049, CD74HC4050 (PDIP, SOIC, SOP, TSSOP) TOP VIEW

<u>4049</u>	<u>4050</u>	 ı	<u>4050</u>	<u>4049</u>
$v_{\text{CC}}$	V <sub>CC</sub> 1	16	NC	NC
<u>1Y</u>	1Y 2	15	6Y	6Y
1A	1A 3	14	6A	6A
<b>2</b> Y	2Y 4	13	NC	NC
2A	2A 5	12	5Y	<u>5Y</u>
<b>3Y</b>	3Y 6	11	5A	5A
3A	3A 7	10	4Y	<b>4Y</b>
GND	GND 8	9	4A	4A

#### Description

The 'HC4049 and 'HC4050 are fabricated with high-speed silicon gate technology. They have a modified input protection structure that enables these parts to be usedas logic level translators which convert high-level logic to a low-level logic while operating off the low-level logic supply. For example, 15-V input pulse levels can be down-converted to 0-V to 5-V logic levels. The modified input protection structure protects the input from negative electrostatic discharge. These parts also can be used as simple buffers or inverters without level translation. The 'HC4049 and 'HC4050 are enhanced versions of equivalent CMOS types.


#### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4049F3A	-55 to 125	16 Ld CERDIP
CD54HC4050F3A	-55 to 125	16 Ld CERDIP
CD74HC4049E	-55 to 125	16 Ld PDIP
CD74HC4049M	-55 to 125	16 Ld SOIC
CD74HCT4050MT	-55 to 125	16 Ld SOIC
CD74HC4049M96	-55 to 125	16 Ld SOIC
CD74HC4049NSR	-55 to 125	16 Ld SOP
CD74HC4049PW	-55 to 125	16 Ld TSSOP
CD74HC4049PWR	-55 to 125	16 Ld TSSOP
CD74HC4049PWT	-55 to 125	16 Ld TSSOP
CD74HC4050E	-55 to 125	16 Ld PDIP
CD74HC4050M	-55 to 125	16 Ld SOIC
CD74HC4050MT	-55 to 125	16 Ld SOIC
CD74HC4050M96	-55 to 125	16 Ld SOIC
CD74HC4050NSR	-55 to 125	16 Ld SOP
CD74HC4050PW	-55 to 125	16 Ld TSSOP
CD74HC4050PWR	-55 to 125	16 Ld TSSOP
CD74HC4050PWT	-55 to 125	16 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

# CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

# Functional Diagram




# Logic Diagrams

HC4049

**>**→**>** ⊽

HC4050



### CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

#### **Absolute Maximum Ratings**


DC Supply Voltage, V <sub>CC</sub>
Input Voltage Range
DC Input Diode Current, I <sub>IK</sub>
For V <sub>I</sub> < -0.5V20mA
DC Output Diode Current, I <sub>OK</sub>
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub> ±50mA

#### **Operating Conditions**

Temperature Range (T <sub>A</sub> )
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input Voltage, V <sub>1</sub>
DC Output Voltage, VO
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

#### **Thermal Information**

Package Thermal Impedance, θ <sub>JA</sub> (see Note 1):	
E (PDIP) Package	Ν
M (SOIC) Package73°C/\	Ν
NS (SOP) Package	Ν
PW (TSSOP) Package	Ν
Maximum Junction Temperature (Hermetic Package or Die) 1750	С
Maximum Junction Temperature (Plastic Package) 150 <sup>o</sup>	С
Maximum Storage Temperature Range –65°C to 150°	С
Maximum Lead Temperature (Soldering 10s)300°	С
(SOIC - Lead Tips Only)	



CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		TEST CONDITIONS		V <sub>CC</sub>	25°C			-40°C 1	го 85°С	–55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(S)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
Ower Education			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	1		-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Ower Education			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	1		4	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ
		15	-	6	-	-	±0.5	-	±5	-	±5	

#### CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

### DC Electrical Specifications (Continued)

			TEST CONDITIONS			25°C		–40°C 1	O 85°C		C TO 5°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	2	-	20	-	40	μА

#### Switching Specifications Input t<sub>r</sub>, t<sub>f</sub> = 6ns

		TEST			25°C		–40°C TO 85°C		–55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50pF$	2	-	-	85	-	105	-	130	ns
nA to nY HC4049 nA to nY HC4050			4.5	-	-	17	-	21	-	26	ns
11/7 (3 111 110 4000			6	-	-	14	-	18	-	22	ns
		C <sub>L</sub> = 15pF	5	-	6	-	-	-	-	-	ns
Transition Times (Figure 1)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 2, 3)	C <sub>PD</sub>	-	5	-	35	-	-	-	-	-	pF

#### NOTES:

- 2.  $C_{PD}$  is used to determine the dynamic power consumption, per gate. 3.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

#### Test Circuit and Waveform




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

www.ti.com 1-May-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8681901EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681901EA CD54HC4049F3A
5962-8682001EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8682001EA CD54HC4050F3A
CD54HC4049F3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681901EA CD54HC4049F3A
CD54HC4050F3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8682001EA CD54HC4050F3A
CD74HC4049E	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4049E
CD74HC4049M	Obsolete	Production	SOIC (D)   16	-	=	Call TI	Call TI	-55 to 125	HC4049M
CD74HC4049M96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4049M
CD74HC4049MT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HC4049M
CD74HC4049NS	Obsolete	Production	SOP (NS)   16	-	=	Call TI	Call TI	-	HC4049M
CD74HC4049NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4049M
CD74HC4049PW	Obsolete	Production	TSSOP (PW)   16	-	=	Call TI	Call TI	-55 to 125	HJ4049
CD74HC4049PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4049
CD74HC4050E	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4050E
CD74HC4050M	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HC4050M
CD74HC4050M96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4050M
CD74HC4050MT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HC4050M
CD74HC4050NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4050M
CD74HC4050PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-55 to 125	HJ4050
CD74HC4050PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4050
CD74HC4050PWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4050
CD74HC4050PWT	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-55 to 125	HJ4050

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



www.ti.com 1-May-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC4049, CD54HC4050, CD74HC4049, CD74HC4050:

Catalog: CD74HC4049, CD74HC4050

Military: CD54HC4049, CD54HC4050

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

www.ti.com 7-Dec-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4049M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4049NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4049PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4050M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4050NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4050PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4049M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4049NSR	SOP	NS	16	2000	356.0	356.0	35.0
CD74HC4049PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4050M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4050NSR	SOP	NS	16	2000	356.0	356.0	35.0
CD74HC4050PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC4049E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4049E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4049EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4049EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4050E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4050E	N	PDIP	16	25	506	13.97	11230	4.32

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated