







SN54HC541, SN74HC541

- JANUARY 1996 - REVISED MAY 2022

SNx4HC541 具有三态输出的八路缓冲器和线路驱动器

1 特性

- 2V至6V的宽工作电压范围
- 高电流三态输出直接驱动总线或多达 15 个 LSTTL
- 低功耗, I_{CC} 最大值为 80µA
- t_{pd} 典型值 = 10 ns
- ±6mA 输出驱动(电压为 5V 时)
- 低输入电流,最大值为 1µA
- 数据直通式引脚排列 (所有输入均在输出对侧)

2 应用

- LED
- 服务器
- PC 和笔记本电脑
- 可穿戴健康设备
- 电子销售终端

3 说明


这些八路缓冲器和线路驱动器具有 SNx4HC541 器件 的性能,以及封装两侧输入和输出的引脚排列。这种布 置非常有助于印刷电路板布局布线。

三态输出由双输入或非门控制。如果任一输出使能端 (OE1 或OE2)输入为高电平,则所有八路输出均处 于高阻抗状态。SNx4HC541 器件在输出端提供真实数

哭件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
SN74HC541DW	SOIC (20)	12.80mm × 7.50mm
SN74HC541DB	SSOP (20)	7.20mm × 5.30mm
SN74HC541N	PDIP (20)	24.33mm × 6.35mm
SN74HC541NS	SO (20)	12.60mm × 5.30mm
SN74HC541PW	TSSOP (20)	6.50mm × 4.40mm
SN54HC541J	CDIP (20)	24.20mm × 6.92mm
SN54HC541FK	LCCC (20)	8.89mm × 8.89mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



Copyright © 2016, Texas Instruments Incorporated

功能方框图

English Data Sheet: SCLS305



Table of Contents

1 特性 1	6.14 Operating Characteristics	8
2 应用	6.15 Typical Characteristics	ç
	7 Parameter Measurement Information1	(
4 Revision History2	8 Detailed Description1	ľ
5 Pin Configuration and Functions3	8.1 Overview1	ľ
Pin Functions	8.2 Functional Block Diagram1	ľ
6 Specifications 4	8.3 Feature Description1	ľ
6.1 Absolute Maximum Ratings4	8.4 Device Functional Modes1	ľ
6.2 ESD Ratings4	9 Application and Implementation1	2
6.3 Recommended Operating Conditions4	9.1 Application Information1	2
6.4 Thermal Information5	9.2 Typical Application1	2
6.5 Electrical Characteristics, T _A = 25°C5	10 Power Supply Recommendations1	4
6.6 Electrical Characteristics, SN54HC5415	11 Layout1	4
6.7 Electrical Characteristics, SN74HC5416	11.1 Layout Guidelines1	4
6.8 Switching Characteristics, C _I = 50 pF, T _A = 25°C6	11.2 Layout Example1	4
6.9 Switching Characteristics, C _L = 50 pF,	12 Device and Documentation Support1	
SN54HC5417	12.1 Related Links1	!
6.10 Switching Characteristics, C ₁ = 50 pF,	12.2 Receiving Notification of Documentation Updates1	!
SN74HC5417	12.3 支持资源1	!
6.11 Switching Characteristics, C _I = 150 pF, T _A =	12.4 Trademarks1	
25°C7	12.5 Electrostatic Discharge Caution1	!
6.12 Switching Characteristics, C _L = 150 pF,	12.6 术语表1	!
SN54HC5418	13 Mechanical, Packaging, and Orderable	
6.13 Switching Characteristics, $C_L = 150 \text{ pF}$,	Information1	!
SN74HC5418		


4 Revision History

注:以前版本的页码可能与当前版本的页码不同


С	hanges from Revision D (September 2016) to Revision E (May 2022)	age
•	Updated ESD ratings table to include modern TI terminology	4
•	Junction-to-ambient thermal resistance values increased. DB was 90.2 is now 122.7, DW was 77.5 is now	
	109.1, N was 45.2 is now 84.6, NS was 72.8 is now 113.4, PW was 98.3 is now 131.8	
C	hanges from Revision C (August 2003) to Revision D (September 2016)	Page
•	添加了 <i>应用</i> 部分、 <i>热性能信息</i> 表、 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源	 [利]
	<i>关建议</i> 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分	1
•	删除了 <i>订购信息</i> 表,请参阅数据表末尾的 <i>机械、封装和可订购信息</i>	1
	Changed R _{θ JA} for DB package from 70°C/W: to 90.2°C/W	
•	Changed R _{θ JA} for DW package from 58°C/W: to 77.5°C/W	
•	Changed R _{θ JA} for N package from 69°C/W: to 45.2°C/W	
•	Changed R _{θ JA} for NS package from 60°C/W: to 72.8°C/W	
•	Changed R g JA for PW package from 83°C/W: to 98.3°C/W	



5 Pin Configuration and Functions



DB, DW, N, NS, J, or PW Package 20-Pin SSOP, SOIC, PDIP, SO, CDIP, or TSSOP Top View



FK Package 20-Pin LCCC Top View

Pin Functions

ı	PIN	I/O ⁽¹⁾	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	OE1	I	Output enable (active low) Both $\overline{\text{OE}}$ must be low to enable outputs
2	A1	I	Channel 1 input
3	A2	I	Channel 2 input
4	A3	I	Channel 3 input
5	A4	I	Channel 4 input
6	A5	I	Channel 5 input
7	A6	I	Channel 6 input
8	A7	I	Channel 7 input
9	A8	I	Channel 8 input
10	GND	_	Ground
11	Y8	0	Channel 8 output
12	Y7	0	Channel 7 output
13	Y6	0	Channel 6 output
14	Y5	0	Channel 5 output
15	Y4	0	Channel 4 output
16	Y3	0	Channel 3 output
17	Y2	0	Channel 2 output
18	Y1	0	Channel 1 output
19	OE2	I	Output enable (active low) both $\overline{\text{OE}}$ must be low to enable outputs
20	V _{CC}	_	Power pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		- 0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{l} < 0$ or $V_{l} > V_{CC}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±35	mA
	Continuous current through V _{CC} or GND			±70	mA
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See note(1)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15	,		V
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V			0.5	
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 6 V			1.8	
VI	Input voltage	<u>'</u>	0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
		V _{CC} = 2 V			1000	
Δ t / Δ v	Input transition rise and fall time	V _{CC} = 4.5 V			500	ns
		V _{CC} = 6 V			400	
_	Operating free-air temperature	SN54HC541	- 55		125	
T _A		SN74HC541	- 40		85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

				SN74HC541			
		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R _{θ JA}	Junction-to-ambient thermal resistance ⁽¹⁾	122.7	109.1	84.6	113.4	131.8	°C/W
R _θ _{JC (top)}	Junction-to-case (top) thermal resistance	81.6	76	72.5	78.6	72.2	°C/W
R _{θ JB}	Junction-to-board thermal resistance	77.5	77.6	65.3	78.4	82.8	°C/W
Ψ JT	Junction-to-top characterization parameter	46.1	51.5	55.3	47.1	21.5	°C/W
Ψ JB	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics, T_A = 25°C

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2 V	1.9	1.998		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		
V _{OH}	$V_I = V_{IH}$ or V_{IL}		6 V	5.9	5.999		V
		I _{OH} = -6 mA	4.5 V	3.98	4.3		
		I _{OH} = -7.8 mA	6 V	5.48	5.8		
		I _{OL} = 20 μA	2 V	0.002		0.1	
			4.5 V	0.001		0.1	
V _{OL}	$V_I = V_{IH}$ or V_{IL}		6 V	0.001		0.1	V
		I _{OL} = 6 mA	4.5 V	0.17		0.26	
		I _{OL} = 7.8 mA	6 V	0.15		0.26	
I _I	$V_I = V_{CC}$ or 0	•	6 V	±0.1		±100	nA
I _{OZ}	$V_O = V_{CC}$ or 0		6 V	±0.01		±0.5	μA
I _{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			8	μA
C _i			2 V to 6 V		3	10	pF

6.6 Electrical Characteristics, SN54HC541

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	DITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{OH} V _I = V _{IH}			2 V	1.9			
		I _{OH} = -20 μA	4.5 V	4.4			
	$V_I = V_{IH}$ or V_{IL}	or V _{IL}	6 V	5.9			V
		I _{OH} = -6 mA	4.5 V	3.7			
		I _{OH} = -7.8 mA	6 V	5.2			

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2 V			0.1	
		I _{OL} = 20 μA	4.5 V			0.1	
V _{OL}	$V_I = V_{IH}$ or V_{IL}		6 V			0.1	V
		I _{OL} = 6 mA	4.5 V			0.4	
		I _{OL} = 7.8 mA	6 V			0.4	
I _I	V _I = V _{CC} or 0		6 V			±1000	nA
I _{OZ}	V _O = V _{CC} or 0		6 V			±10	μA
I _{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			160	μA
Ci			2 V to 6 V			10	pF

6.7 Electrical Characteristics, SN74HC541

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2 V	1.9			
		$I_{OH} = -20 \mu A$	4.5 V	4.4			
V _{OH}	$V_I = V_{IH}$ or V_{IL}		6 V	5.9			V
		I _{OH} = -6 mA	4.5 V	3.84			
		I _{OH} = -7.8 mA	6 V	5.34	4		
		I _{OL} = 20 μA	2 V			0.1	
			4.5 V			0.1	
V_{OL}	$V_I = V_{IH}$ or V_{IL}		6 V			0.1	V
		I _{OL} = 6 mA	4.5 V			0.33	
		I _{OL} = 7.8 mA	6 V			0.33	
lı	$V_I = V_{CC}$ or 0		6 V			±1000	nA
loz	$V_O = V_{CC}$ or 0		6 V			±5	μΑ
СС	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			80	μΑ
C _i			2 V to 6 V			10	pF

6.8 Switching Characteristics, C_L = 50 pF, T_A = 25°C

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see 🗵 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN TYP	MAX	UNIT
			2 V	40	115	
t _{pd}	A	Υ	4.5 V	12	23	ns
			6 V	10	20	
			2 V	80	150	
t _{en}	ŌĒ	Υ	4.5 V	17	30	ns
			6 V	15	26	
			2 V	40	150	
t _{dis}	ŌĒ	Υ	4.5 V	18	30	ns
			6 V	17	26	
			2 V	28	60	
lt _t		Υ	4.5 V	8	12	ns
			6 V	6	10	



6.9 Switching Characteristics, C_L = 50 pF, SN54HC541

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see \boxtimes 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP	MAX	UNIT
			2 V		171	
t _{pd}	Α	Υ	4.5 V		34	ns
			6 V		29	
			2 V		224	
t _{en}	ŌĒ	Υ	4.5 V		45	ns
			6 V		38	
			2 V		224	
t _{dis}	ŌĒ	Υ	4.5 V		45	ns
			6 V		38	
			2 V		90	
t _t		Υ	4.5 V		18	ns
			6 V		15	

6.10 Switching Characteristics, $C_L = 50$ pF, SN74HC541

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN TYP I	ΙΑХ	UNIT
			2 V		144	
t _{pd}	A	Υ	4.5 V		29	ns
			6 V		25	
			2 V		188	
t _{en}	ŌĒ	Υ	4.5 V		38	ns
			6 V		32	
			2 V		188	
t _{dis}	ŌĒ	Υ	4.5 V		38	ns
			6 V		32	
			2 V		75	
t _t		Υ	4.5 V		15	ns
			6 V		13	

6.11 Switching Characteristics, C_L = 150 pF, T_A = 25°C

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see 图 7-1)

in the second se	ating nee-air temperatur		(======================================	, (
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP	MAX	UNIT
			2 V	65	165	
t _{pd}	Α	Υ	4.5 V	16	33	ns
			6 V	14	28	
			2 V	100	200	
t _{en}	ŌĒ	Υ	4.5 V	20	40	ns
			6 V	17	34	
			2 V	45	210	
t _t		Υ	4.5 V	17	42	ns
			6 V	13	36	

6.12 Switching Characteristics, C_L = 150 pF, SN54HC541

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP MAX	UNIT
			2 V	246	
t _{pd}	A	Υ	4.5 V	49	ns
			6 V	42	
			2 V	298	
t _{en}	ŌĒ	Υ	4.5 V	60	ns
			6 V	51	
			2 V	315	
t _t		Υ	4.5 V	63	ns
			6 V	53	

6.13 Switching Characteristics, $C_L = 150 pF$, SN74HC541

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see <a>8 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN TYP MA)	UNIT
			2 V	200	3
t_{pd}	A	Υ	4.5 V	4	l ns
			6 V	35	5
			2 V	250)
t _{en}	ŌĒ	Υ	4.5 V	50) ns
			6 V	43	3
			2 V	265	5
t _t		Υ	4.5 V	50	ns ns
			6 V	45	5

6.14 Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	No load	35	рF

Submit Document Feedback



6.15 Typical Characteristics







图 6-2. Typical Delay vs. V_{CC} for C_L = 150 pF

S2

7 Parameter Measurement Information




			_			
•	tPZH	1 kΩ	50 pF or	Open	Closed	
t _{en}	tPZL	1 K52	150 pF	Closed	Open	
4	tPHZ	1 kΩ	50 pF	Open	Closed	
^t dis	tPLZ	1 K22	K12 30 pi	Closed	Open	
t _{pd} or t _t		_	50 pF or 150 pF	Open	Open	


Cı


Rı

PARAMETER



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .


图 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74HC541 device has 8 inputs and outputs where data from the A inputs go to the Y outputs. The output enables of the device control whether the information from the A inputs go to the Y outputs. These enable pins cause the device to go into high Z if either $\overline{OE1}$ or $\overline{OE2}$ are high. The \overline{OE} s should be tied to V_{CC} through a pull up resistor to ensure the high impedance state during power up or power down; the minimum value of the resistor is determined by the current sinking capability of the driver.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

The SNx4HC541 has a wide operating voltage range of 2 V to 6 V. The device has multiple enable pins, and the device pinout enables simple board layout with outputs across from inputs.

8.4 Device Functional Modes

表 8-1 lists the functional modes of the SNx4HC541.

表 8-1. Function Table (Each Buffer/Driver)

	INPUTS			
OE1	OE2	Α	Y	
L	L	L	L	
L	L	Н	Н	
Н	X	X	Hi-Z	
Х	Н	X	Hi-Z	

9 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

SN74HC541 is a wide range CMOS device that can be used over large voltage ranges. The device can be used anywhere from 2 to 6 Volts. The device can drive up to 6 mA of current at 5 Volts. This makes it perfect for driving bus lines directly or up to 15 LSTTL Loads. It can be used to drive anything from micro controllers and system logic devices to LEDs.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 9-1. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology and has a wide voltage range. Take care to avoid pulling too much current from the outputs as to not exceed 6 mA. Also, take care to not go over V_{CC} voltage to avoid damage to the device.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs: See (△ t/ △ V) in the # 6.3 table.
 - Specified high and low levels: See (VIH and VIL) in the #6.3 table.
 - Inputs should not be pulled above V_{CC}.
- 2. Recommended Output Conditions
 - Load currents should not exceed 6 mA for the part
 - Outputs should not be pulled above V_{CC}.

9.2.3 Application Curve




图 9-2. Input Transition Time vs. V_{CC}

10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the # 6.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1- μ F is recommended; if there are multiple V_{CC} pins, then 0.01- μ F or 0.022- μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1- μ F and a 1- μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The #6.3 section specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This does not disable the input section of the I/Os, so they cannot float when disabled.

11.2 Layout Example




图 11-1. Layout Diagram

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 12-1. Related Links

PARTS	PRODUCT FOLDER	DUCT FOLDER SAMPLE & BUY DO		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC541	Click here	Click here	Click here	Click here	Click here
SN74HC541	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 3-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
JM38510/65711BRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65711BRA
SN54HC541J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC541J
SN74HC541DBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541
SN74HC541DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	HC541
SN74HC541DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541
SN74HC541N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC541N
SN74HC541NSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541
SN74HC541PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	HC541
SN74HC541PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC541
SN74HC541PWT	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	HC541
SNJ54HC541FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54HC 541FK
SNJ54HC541J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54HC541J

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 3-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC541, SN74HC541:

Catalog: SN74HC541

Military: SN54HC541

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC541DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC541DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC541NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC541NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC541DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC541DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC541NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74HC541NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74HC541PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC541PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HC541N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC541NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HC541FK	FK	LCCC	20	55	506.98	12.06	2030	NA





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司