LP2980-N



# LP2980-N 采用 SOT-23 封装的微功耗、50mA、超低压降稳压器

### 1 特性

- V<sub>IN</sub> 范围 (新芯片): 2.5V 至 16V
- **V<sub>OUT</sub>** 范围(新芯片):
  - 1.2V 至 5.0V (固定值, 100mV 阶跃)
- V<sub>OUT</sub> 精度:
  - A级旧芯片为 ±0.5%
  - 标准级旧芯片为 ±1%
  - 新芯片 ±0.5% (A级和标准级)
- 在整个负载和温度范围内的输出精度:±1%(新芯 片)
- 输出电流: 高达 50mA
- 低 IQ(新芯片): ILOAD = 0mA 时为 69 μ A
- 低 I<sub>Q</sub> (新芯片): I<sub>LOAD</sub> = 50mA 时为 380 μ A
- 关断电流与温度间的关系:
  - 旧芯片为 0.01 μA (典型值)
  - 新芯片为 1.12 μA ( 典型值 )
- 输出电流限制和热保护
- 与 2.2µF 陶瓷电容器搭配使用时可保持稳定 (新芯
- 高 PSRR (新芯片):
  - 1kHz 频率下为 75dB, 1MHz 频率下为 45dB
- 工作结温:-40°C 至 +125°C
- 封装:5 引脚 SOT-23 (DBV)

#### 2 应用

- 家用断路器
- 固态硬盘 (SSD)
- 电表
- 电器
- 楼宇自动化

#### 3 说明

LP2980-N 是一款宽输入、固定输出、低压降 (LDO) 稳压器,支持 2.5V 至 16V 的输入电压范围和高达 50mA 的负载电流。LP2980-N 支持 1.2V 至 5.0V 的输 出范围(新芯片)。

此外, LP2980-N(新芯片)在整个负载和温度范围内 具有 1% 的输出精度,可满足低压微控制器 (MCU) 和 处理器的需求。

在该新芯片中,高带宽 PSRR 性能在 1kHz 时为 75dB,在 1MHz 时为 45dB,因此有助于衰减上游直 流/直流转换器的开关频率,并尽可能地减少后置稳压 器滤波。


内部软启动时间和电流限制保护可减小启动期间的浪涌 电流,从而尽可能降低输入电容。还包括标准保护特 性,例如过流和过热保护。


LP2980-N 采用 5 引脚、2.9mm × 1.6mm SOT-23 (DBV) 封装。

### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
LP2980-N	DBV ( SOT-23 , 5 )	2.9mm × 2.8mm

- 如需更多信息,请参阅*机械、封装和可订购信息*。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。





压降电压与温度间的关系(新芯片)



### **Table of Contents**

1 特性	1	7 Application and Implementation	19
2 应用		7.1 Application Information	19
		7.2 Typical Application	24
4 Pin Configuration and Functions		7.3 Power Supply Recommendations	
5 Specifications		7.4 Layout	26
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	27
5.2 ESD Ratings		8.1 Device Support	<mark>27</mark>
5.3 Recommended Operating Conditions		8.2 接收文档更新通知	<mark>27</mark>
5.4 Thermal Information		8.3 支持资源	<mark>27</mark>
5.5 Electrical Characteristics		8.4 Trademarks	<mark>27</mark>
5.6 Typical Characteristics		8.5 静电放电警告	27
6 Detailed Description	16	8.6 术语表	
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram	16	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	28
6.4 Device Functional Modes	18		

## **4 Pin Configuration and Functions**




图 4-1. DBV Package, 5-Pin SOT-23 (Top View)

### 表 4-1. Pin Functions

	PIN	TYPE(1)	DESCRIPTION
NO.	NAME	I I PEV	DESCRIPTION
1	IN	I	Input supply pin. Use a capacitor with a value of 1µF or larger from this pin to ground. See the <i>Input Capacitor Requirements</i> section for more information.
2	GND	_	Common ground (device substrate).
3	ON/OFF	I	Enable pin for the LDO. Driving the $ON/\overline{OFF}$ pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <i>Electrical Characteristics</i> table. Tie this pin to $V_{IN}$ if unused.
4	N/C	_	Do not connect. Device pin 4 is reserved for post packaging test and calibration of the LP2980-N VOUT accuracy. Leave device pin 4 floating. Do not connect this pin to any potential. Do not connect to ground. Any attempt to perform pin continuity testing on device pin 4 is discouraged. Continuity test results are variable depending on the actions of the factory calibration. Aggressive pin continuity testing (high voltage, or high current) on device pin 4 activates the trim circuitry, thus forcing VOUT to move out of tolerance.
5	OUT	0	Output of the regulator. Use a capacitor with a value of 2.2µF or larger from this pin to ground <sup>(2)</sup> . See the <i>Input Capacitor Requirements</i> section for more information.

- (1) I = Input, O = Output.
- (2) The nominal output capacitance must be greater than 1  $\mu$  F. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1  $\mu$  F.

Copyright © 2025 Texas Instruments Incorporated

### 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V	Continuous input voltage range (for legacy chip)	- 0.3	16	V
V <sub>IN</sub>	Continuous input voltage range (for new chip)	- 0.3	18	V
	Output voltage range (for legacy chip)	- 0.3	9	
V <sub>OUT</sub>	Output voltage range (for new chip)	- 0.3	V <sub>IN</sub> + 0.3 or 9 (whichever is smaller)	V
V	ON/OFF pin voltage range (for legacy chip)	- 0.3	16	V
V <sub>ON/OFF</sub>	ON/OFF pin voltage range (for new chip)	- 0.3	18	V
Current	Maximum output	Internally	limited	Α
Temperature	Operating junction, T <sub>J</sub>	- 55	150	°C
remperature	Storage, T <sub>stg</sub>	- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	±3000	V
V <sub>(ESD)</sub>	Lieotiostatio discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	±1000	v

<sup>(1)</sup> JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V	Supply input voltage (for legacy chip)	2.2		16	V
V <sub>IN</sub>	Supply input voltage (for new chip)	2.5		16	V
V	Output voltage (for legacy chip)	1.2		10.0	V
V <sub>OUT</sub>	Output voltage (for new chip)	1.2		5	V
\/	Enable voltage (for legacy chip)	0		V <sub>IN</sub>	V
V <sub>ON/OFF</sub>	Enable voltage (for new chip)	0		16	V
I <sub>OUT</sub>	Output current	0		50	mA
C <sub>IN</sub> (1)	Input capacitor		1		
C	Output capacitor (for legacy chip) <sup>(4)</sup>	2.2	4.7		μF
C <sub>OUT</sub>	Output capacitance (for new chip) (1)	1	2.2	200	
C <sub>OUT</sub> ESR <sup>(2)</sup>	Output capacitor ESR (for new chip)(3)	0		1	Ω
T <sub>J</sub>	Operating junction temperature	- 40		125	°C

All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF
minimum for stability.

提交文档反馈

3

<sup>(2)</sup> All voltages with respect to GND.

<sup>(2)</sup> JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Maximum supported ESR range for new chip is 1Ω. For output capacitor with higher ESR values, place a low ESR MLCC capacitor with value of 100nF, close to the output pin of the LDO.

<sup>(3)</sup> Details related to supported ESR range for the legacy chip are available in Recommended Capacitors for the Legacy Chip.



(4) For legacy chip a minimum value of 2.2 µ F is usually needed when using multilayer ceramic capacitors. A minimum value of 1 µ F is usually needed with surface-mount solid tantalum capacitors.

#### **5.4 Thermal Information**

		Legacy Chip	New Chip	
	THERMAL METRIC (2) (1)	DBV (SOT23-5)	DBV (SOT23-5)	UNIT
		5 PINS	5 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	205.4	178.6	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	78.8	77.9	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	46.7	47.2	°C/W
ψ JT	Junction-to-top characterization parameter	8.3	15.9	°C/W
ψ ЈВ	Junction-to-board characterization parameter	46.3	46.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

### **5.5 Electrical Characteristics**

specified at T<sub>J</sub> = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
			Legacy chip (standard grade)	-1.0		1.0		
		I <sub>L</sub> = 1mA	Legacy chip (A grade)	-0.5		0.5		
			New chip	-0.5		0.5		
$\Delta V_{OUT}$ Output voltage tolerance		Legacy chip (standard grade)	-1.5		1.5			
	Output voltage tolerance	1 mA $\leq$ I <sub>L</sub> $\leq$ 50 mA	Legacy chip (A grade)	-0.75		0.75	%	
			New chip	-0.5		0.5		
		1 mA $\leq$ I $_L \leq$ 50 mA,  - 40°C $\leq$ T $_J \leq$ 125°C	Legacy chip (standard grade)	-3.5		3.5		
			Legacy chip (A grade)	-2.5		2.5		
			New chip	-1.0		1.0		
		V +1V < V < 16 V	Legacy chip		0.007	0.014		
Δ V <sub>OUT(Δ</sub>	Line regulation	$V_{O(NOM)}$ + 1 V $\leq$ V <sub>IN</sub> $\leq$ 16 V	New chip		0.002	0.014	%/V	
VIN)	Line regulation	V+1 V < V< 16 V - 40°C < T-< 125°C	Legacy chip		0.007	0.032	707 <b>V</b>	
		$V_{O(NOM)}$ + 1 V $\leq$ V <sub>IN</sub> $\leq$ 16 V, $-40^{\circ}$ C $\leq$ T <sub>J</sub> $\leq$ 125 $^{\circ}$ C		New chip		0.002	0.032	

提交文档反馈

Copyright © 2025 Texas Instruments Incorporated

Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be (2) further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application note.

## 5.5 Electrical Characteristics (续)

specified at T<sub>J</sub> = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNI
			Legacy chip		1	3	
		I <sub>OUT</sub> = 0 mA	New chip		1	2.75	
		$I_{OUT}$ = 0 mA, $-40^{\circ}$ C $\leq T_{J} \leq 125^{\circ}$ C	Legacy chip			5	
		10UT - 0 111A, - 40 C @ 1J @ 125 C	New chip			3	
		I <sub>OUT</sub> = 1 mA	Legacy chip		7	10	
		IOUT - I IIIA	New chip		11.5	14	
		$I_{OUT}$ = 1 mA, $-40^{\circ}$ C $\leqslant$ T <sub>J</sub> $\leqslant$ 125 $^{\circ}$ C	Legacy chip			15	
Description (1)	Dropout voltage <sup>(1)</sup>		New chip			17	m\v
' <sub>IN</sub> - V <sub>OUT</sub>	Diopout voltage	I <sub>OUT</sub> = 10 mA	Legacy chip		40	60	'''
			New chip		98	115	
		10 mA 4000 < T < 40500	Legacy chip			90	
		$I_{OUT} = 10 \text{ mA}, -40^{\circ}\text{C} \leqslant T_{J} \leqslant 125^{\circ}\text{C}$	New chip			148	
		I <sub>OUT</sub> = 50 mA	Legacy chip		120	150	
		1001 - 20 1117	New chip		120	145	
		- 50 mA - 40°C < T < 125°C	Legacy chip			225	
		$I_{OUT} = 50 \text{ mA}, -40^{\circ}\text{C} \leqslant T_{J} \leqslant 125^{\circ}\text{C}$	New chip			184	

提交文档反馈

5



### 5.5 Electrical Characteristics (续)

specified at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		I <sub>OUT</sub> = 0 mA	Legacy chip		65	95	
		1001 - 0 1114	New chip		69	95	
		I <sub>OUT</sub> = 0 mA, -40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip		65	125	
		10UT - 0 111A, - 40 C < 1j < 125 C	New chip			120	
		1 = 1 m A	Legacy chip		75	110	
		I <sub>OUT</sub> = 1 mA	New chip		78	110	
		1 -4 m A 40°C < T < 405°C	Legacy chip			170	
		$I_{OUT}$ = 1 mA, $-40^{\circ}$ C $\leq T_{J} \leq 125^{\circ}$ C	New chip			140	
	CND win assessed	- 40 mA	Legacy chip		120	220	
I <sub>GND</sub>	GND pin current	I <sub>OUT</sub> = 10 mA	New chip		175	210	uA
			Legacy chip			400	
		$I_{OUT} = 10 \text{ mA}, -40^{\circ}\text{C} \leqslant T_{J} \leqslant 125^{\circ}\text{C}$	New chip			250	
			Legacy chip		350	600	
		I <sub>OUT</sub> = 50 mA	New chip		380	440	
		$I_{OUT}$ = 50 mA, $-40^{\circ}$ C $\leqslant$ T <sub>J</sub> $\leqslant$ 125 $^{\circ}$ C	Legacy chip			900	
			New chip			650	
			Legacy chip		0	1	
	$V_{ON/OFF}$ < 0.18 V, $-40^{\circ}$ C $\leq T_{J} \leq 125^{\circ}$ C	New chip		1.12	2.25		
V <sub>UVLO+</sub>	Rising bias supply UVLO	$V_{\text{IN}}$ rising, $-40^{\circ}\text{C} \leqslant \text{T}_{\text{J}} \leqslant 125^{\circ}\text{C}$	'		2.2	2.4	
V <sub>UVLO-</sub>	Falling bias supply UVLO	$V_{\text{IN}}$ falling, $-40^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}$	New chip	1.9	2.07		V
V <sub>UVLO(HYST)</sub>	UVLO hysteresis	$-40^{\circ}\text{C} \leqslant \text{T}_{\text{J}} \leqslant 125^{\circ}\text{C}$		0.130			
- 0 VLO(H131)	C. L. C. I. John Co. C.	10 0 1 1 1 1 2 0	Legacy chip		150		
$I_{O(SC)}$	Short output current	output current $R_L = 0 \Omega$ (steady state)	New chip		150		
			Legacy chip	110	150		mA
IO(PK)	Peak output current	$V_{OUT} \geqslant V_{O(NOM)}$ – 5% (steady state)	New chip	110	150		
			Legacy chip	110	0.55	0.18	
		Low = Output OFF, $V_{OUT}$ + 1 $\leq$ $V_{IN}$ $\leq$ 16 V, - 40°C $\leq$   $T_J$ $\leq$ 125°C	New chip		0.55	0.15	
V <sub>ON/OFF</sub>	ON/OFF input voltage		Legacy chip	1.6	1.4	0.15	V
		High = Output ON, $V_{OUT}$ + 1 $\leq$ $V_{IN}$ $\leq$ 16 V, $-40^{\circ}$ C $\leq$ $T_{J}$ $\leq$ 125 $^{\circ}$ C	New chip	1.6	1.4		
				1.0	0	1	
		$V_{ON/OFF}$ = 0 V, $V_{OUT}$ + 1 $\leq$ $V_{IN}$ $\leq$ 16 V, -40°C $\leq$ T <sub>J</sub> $\leq$ 125°C	Legacy chip		0	-1	
I <sub>ON/OFF</sub>	ON/OFF input current		New chip			-0.9	uA
		$V_{ON/OFF}$ = 5 V, $V_{OUT}$ + 1 $\leq$ $V_{IN}$ $\leq$ 16 V, $-$ 40°C $\leq$ T <sub>J</sub> $\leq$ 125°C	Legacy chip		5	15	
			New chip			2.20	
	B	f = 1 kHz, C <sub>OUT</sub> = 10 μF	Legacy chip		63		
$\Delta V_0 / \Delta V_{IN}$	Ripple rejection	f = 1 kHz, C <sub>OUT</sub> = 10 μF	New chip		75		dB
		f = 100 kHz, I <sub>LOAD</sub> = 50mA	New chip		45		
		Bandwidth = 300 Hz to 50 kHz, $C_{OUT}$ = 10uF, $V_{OUT}$ = 3.3V, $I_{LOAD}$ = 50mA	Legacy chip		160		
V <sub>n</sub>	Output noise voltage	Bandwidth = 300 Hz to 50 kHz, $C_{OUT}$ = 2.2uF, $V_{OUT}$ = 3.3V, $I_{LOAD}$ = 50mA	New chip		140		µ <sub>VRM</sub> s
		Bandwidth = 10 Hz to 100 kHz, $C_{OUT}$ = 2.2uF, $V_{OUT}$ = 3.3V, $I_{LOAD}$ = 50mA	New chip		50		

### 5.5 Electrical Characteristics (续)

specified at T<sub>J</sub> = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
T <sub>sd+</sub>	Thermal shutdown	Shutdown, temperature increasing	New chip		170		°C
T <sub>sd-</sub>	threshold	Reset, temperature decreasing	new chip		150		

<sup>(1)</sup> Dropout voltage (V<sub>DO</sub>) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential. V<sub>DO</sub> is measured with V<sub>IN</sub> = V<sub>OUT(nom)</sub> - 100mV for fixed output devices.


Product Folder Links: LP2980-N

提交文档反馈



### 5.6 Typical Characteristics

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)




提交文档反馈 Copyright © 2025 Texas Instruments Incorporated

图 5-5. Dropout Voltage vs V<sub>IN</sub> (New Chip)

图 5-6. Dropout Voltage vs V<sub>IN</sub> and Temperature (New Chip)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)

Product Folder Links: LP2980-N







图 5-7. Dropout Voltage vs Temperature (Legacy Chip)

图 5-8. Dropout Voltage vs Temperature (New Chip)







图 5-9. Dropout Voltage vs Load Current (Legacy Chip)

图 5-10. Dropout Voltage vs Load Current (New Chip)






图 5-11. Ground Pin Current vs Temperature (Legacy Chip)

图 5-12. Ground Pin Current vs Temperature (New Chip)


提交文档反馈

9



at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)


Product Folder Links: LP2980-N



700 Te mperature 85 °C 600 -40 °C 25 °C 125 °C 500 400 I<sub>G</sub> (μA) 300 200  $V_{IN} = 4.3 V$  $V_{OUT} = 3.3 \text{ V}$   $C_O = 4.7 \text{uF}$ 100 0 10 40 20 I<sub>L</sub> (mA)

图 5-13. Ground Pin Current vs Load Current (Legacy Chip)

图 5-14. Ground Pin Current vs Load Current (New Chip)







图 5-15. Input Current vs V<sub>IN</sub> (Legacy Chip)

图 5-16. Input Current vs Input Voltage (New Chip)






图 5-17. Short-Circuit Current vs Time (Legacy Chip)

图 5-18. Short-Circuit Current vs Time (New Chip)

Copyright © 2025 Texas Instruments Incorporated

at operating temperature  $T_J = 25$ °C,  $V_{IN} = V_{OUT(NOM)} + 1.0V$  or 2.5V (whichever is greater),  $I_{OUT} = 1$ mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)

Product Folder Links: LP2980-N




图 5-19. Short-Circuit Current vs Temperature (Legacy Chip)




图 5-20. Short-Circuit Current vs Temperature (New Chip)




图 5-21. Short-Circuit Current vs Time (Legacy Chip)




图 5-22. Short-Circuit Current vs Time (New Chip)




图 5-23. Output Impedance vs Frequency (Legacy Chip)




图 5-24. Output Impedance vs Frequency (Legacy Chip)


Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

11



at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA, ON/ $\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)



Product Folder Links: LP2980-N

at operating temperature  $T_J = 25$ °C,  $V_{IN} = V_{OUT(NOM)} + 1.0V$  or 2.5V (whichever is greater),  $I_{OUT} = 1$ mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)

Product Folder Links: LP2980-N




图 5-31. Input to Output Leakage vs Temperature (Legacy Chip)




图 5-32. Output Reverse Leakage vs Temperature (Legacy Chip)




图 5-33. Output Reverse Leakage vs Temperature (New Chip)





图 5-34. Turn-On Waveform (Legacy Chip)







图 5-36. Turnoff Waveform (Legacy Chip)

提交文档反馈

13




at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)



*提交文档反馈* Copyright © 2025 Texas Instruments Incorporated

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA, ON/ $\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F,  $C_{OUT}$  = 2.2 $\mu$ F for the legacy chip, and  $C_{OUT}$  = 4.7 $\mu$ F for the new chip (unless otherwise noted)



Product Folder Links: LP2980-N

提交文档反馈

15


### **6 Detailed Description**

#### 6.1 Overview

The LP2980-N is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, cost-effective performance for both portable and nonportable applications. The LP2980-N has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 50 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is -40°C to +125°C.

### 6.2 Functional Block Diagram



#### 6.3 Feature Description

#### 6.3.1 Output Enable

The ON/OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/OFF pin is greater than the high-level input voltage of the ON/OFF pin and disabled when the ON/OFF pin voltage is less than the low-level input voltage of the ON/OFF pin. If independent control of the output voltage is not needed, connect the ON/OFF pin to the input of the device.

For the new chip, the device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin to actively discharge the output voltage.

#### 6.3.2 Dropout Voltage

Dropout voltage ( $V_{DO}$ ) is defined as the input voltage minus the output voltage ( $V_{IN}$  –  $V_{OUT}$ ) at the rated output current ( $I_{RATED}$ ), where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.

Copyright © 2025 Texas Instruments Incorporated

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

#### 6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I<sub>Cl</sub>). I<sub>Cl</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power [ $(V_{IN} - V_{OUT}) \times I_{CL}$ ]. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the Know Your Limits application note.

#### 图 6-1 shows a diagram of the current limit.




图 6-1. Current Limit

### 6.3.4 Undervoltage Lockout (UVLO)

For the new chip, the device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the Electrical Characteristics table.

#### 6.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled  $(V_{ON/OFF} < V_{ON/OFF(LOW)})$
- If  $1.0V < V_{IN} < V_{UVLO}$

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the Reverse Current section for more details.

Product Folder Links: LP2980-N

Copyright © 2025 Texas Instruments Incorporated

17

#### 6.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large  $V_{\text{IN}}$  –  $V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 6.4 Device Functional Modes

#### 6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold

#### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

#### 6.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *LP2980-N* 

### 7 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 7.1 Application Information

#### 7.1.1 Recommended Capacitor Types

This section describes the recommended capacitors for both the new chip and the legacy chip.

#### 7.1.1.1 Recommended Output Capacitors (Legacy Chip)

The legacy chip version of the LP2980-N requires an output capacitor to maintain regulator loop stability. Select this capacitor to meet the requirements of minimum capacitance and equivalent series resistance (ESR) range. Because the acceptable capacitance and ESR ranges are wider than for most other LDOs, finding capacitors that meet the stability criteria of the LP2980-N is not difficult. Dynamic device performance also improves by using an output capacitor.

In general, make sure the capacitor value is at least  $1 \mu F$  (over the actual ambient operating temperature), and the ESR is within the range indicated in 85-41, 85-42, and 85-43. Although a maximum ESR is given in these figures, capacitors generally do not support such high ESR values.

#### 7.1.1.1.1 Tantalum Capacitors (Legacy Chip)

Surface-mount solid tantalum capacitors offer a good combination of small physical size for the capacitance value, and an ESR in the range needed by the legacy chip version of the LP2980-N.

The results of testing the LP2980-N (legacy chip) stability with surface-mount solid tantalum capacitors show good stability with values of at least 1  $\mu$  F. Increase the value to 2.2  $\mu$  F (or more) for even better performance, including transient response and noise.

Small-value tantalum capacitors that are verified as appropriate for use with the LP2980-N (legacy chip) are shown in 表 7-1. Increase capacitance values without limit.

#### 7.1.1.1.2 Aluminum Electrolytic Capacitors (Legacy Chip)

Although not a good choice for a production design, because of relatively large physical size, an aluminum electrolytic capacitor is able to be used in the design prototype for an LP2980-N regulator. Use a value of at least 1  $\mu$  F, and make sure the ESR meets the conditions of  $\boxed{8}$  5-41,  $\boxed{8}$  5-42, and  $\boxed{8}$  5-43. If the operating temperature drops below 0°C the regulator does not remain stable, because the ESR of the aluminum electrolytic capacitor increases and exceeds the limits indicated in  $\boxed{8}$  5-41,  $\boxed{8}$  5-42, and  $\boxed{8}$  5-43.  $\boxed{8}$  7-1 lists the available tantalum capacitors.

Product Folder Links: LP2980-N

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

19



表 7-1. Surface-Mount Tantalum Capacitor Selection Guide (Legacy Chip)

1 μ F SURFACE-MOUNT TANTALUM CAPACITORS					
MANUFACTURER	PART NUMBER				
Kemet	T491A105M010AS				
NEC	NRU105M10				
Siemens	B45196-E3105-K				
Nichicon	F931C105MA				
Sprague	293D105X0016A2T				
2.2 µ F SURFACE-MOUNT	TANTALUM CAPACITORS				
Kemet	T491A225M010AS				
NEC	NRU225M06				
Siemens	B45196/2.2/10/10				
Nichicon	F930J225MA				
Sprague	293D225X0010A2T				

#### 7.1.1.1.3 Multilayer Ceramic Capacitors (Legacy Chip)

Surface-mount multilayer ceramic capacitors are an attractive choice because of the relatively small physical size and excellent RF characteristics. However, these capacitors sometimes have ESR values lower than the minimum required by the LP2980-N (legacy chip), and relatively large capacitance change with temperature. Consult the manufacturer data sheet for the capacitor before selecting a value.

Test results of the LP2980-N (legacy chip) stability using multilayer ceramic capacitors show a minimum value of  $2.2~\mu$  F is typically needed for the 5V regulator. For lower output voltages, or better performance, use a higher value (such as  $4.7~\mu$  F).

表 7-2 lists multilayer ceramic capacitors that are verified as appropriate for use with the LP2980-N.

表 7-2. Surface-Mount Multilayer Ceramic Capacitor Selection Guide (Legacy Chip)

F /								
2.2 µ F SURFACE-MOUNT CERAMIC								
MANUFACTURER	PART NUMBER							
Tokin	1E225ZY5U-C203							
Murata	GRM42-6Y5V225Z16							
4.7 µ F SURFACE-MOUNT CERAMIC								
Tokin	1E475ZY5U-C304							

#### 7.1.1.2 Recommended Output Capacitors (New Chip)

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Maximum supported ESR range across complete temperature ( $-40^{\circ}$ C to  $+125^{\circ}$ C) and load current range (0mA - 50mA) is less than 1  $_{\Omega}$ . For existing board implementations that use capacitors with higher ESR (for example: tantalum), place a low ESR MLCC capacitor with a value of 100nF as close as possible to the output ( $V_{OUT}$ ) pin of the LP2980-N.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *LP2980-N* 

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 7.1.2 Input Capacitor Requirements

For the legacy chip, an input capacitor  $(C_{IN}) \ge 1 \,\mu\,F$  is required (the amount of capacitance can be increased without limit). Any good-quality tantalum or ceramic capacitor can be used. The capacitor must be located no more than half an inch from the input pin and returned to a clean analog ground.

For the new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5\,\Omega$ . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

The input capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter  $(\psi_{JT})$  and junction-to-board characterization parameter  $(\psi_{JB})$ . These parameters provide two methods for calculating the junction temperature  $(T_J)$ , as described in the following equations. Use the junction-to-top characterization parameter  $(\psi_{JT})$  with the temperature at the center-top of device package  $(T_T)$  to calculate the junction temperature. Use the junction-to-board characterization parameter  $(\psi_{JB})$  with the PCB surface temperature 1 mm from the device package  $(T_B)$  to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{2}$$

where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{3}$$

where:

• T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

#### 7.1.4 Power Dissipation ( $P_D$ )

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

21



$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (4)

备注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{5}$$

Thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the *An empirical analysis of the impact of board layout on LDO thermal performance* application note,  $R_{\theta JA}$  can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

#### 7.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \leq V_{IN}$  + 0.3 V.

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

§ 7-1 shows one approach for protecting the device.

Copyright © 2025 Texas Instruments Incorporated






图 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode


Product Folder Links: LP2980-N

23



### 7.2 Typical Application

7-2 shows the standard usage of the LP2980-N as a low-dropout regulator.



NOTE: Do not make connections to the NC pin.

图 7-2. LP2980-N Typical Application

### 7.2.1 Design Requirements

For this design, use the minimum  $C_{OUT}$  value for stability (which can be increased without limit for improved stability and transient response). The  $ON/\overline{OFF}$  pin must be actively terminated. Connect this pin to  $V_{IN}$  if the shutdown feature is not used.

For the new chip, 表 7-3 summarizes the design requirements for 图 7-2.

表 7-3. Design Parameter

PARAMETER	DESIGN REQUIREMENT
Input voltage	12 V
Output voltage	3.3 V
Output current	50 mA

#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 ON/OFF Input Operation

The LP2980-N is shut off by driving the ON/OFF input low, and turned on by pulling the ON/OFF input high. If this feature is not used, the ON/OFF input must be tied to  $V_{IN}$  to keep the regulator output on at all times (the ON/OFF input must not be left floating).

To provide proper operation, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turn-on and turn-off voltage thresholds that specify an ON or OFF state (see the *Electrical Characteristics* table).

For the legacy chip, the turn-on (and turn-off) voltage signals applied to the ON/OFF input must have a slew rate greater than  $40\text{mV}/\mu$  s.

For the new chip, there is no restriction on the slew rate of the voltage signals applied to the ON/OFF input. Both fast and slow ramping voltage signals can be used to drive the ON/OFF pin.


备注

For the legacy chip, the ON/OFF function does not operate correctly if a slow-moving signal is used to drive the ON/OFF input.

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *LP2980-N* 

### 7.2.3 Application Curves

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0V or 2.5V (whichever is greater),  $I_{OUT}$  = 1mA, ON/ $\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0 $\mu$ F, and  $C_{OUT}$  = 4.7 $\mu$ F (unless otherwise noted)



### 7.3 Power Supply Recommendations

A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table.

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. Using vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. Use a ground reference plane that is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane provides accuracy of the output voltage, shields noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

#### 7.4.2 Layout Example




图 7-7. LP2980-N Layout Example

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *LP2980-N* 

### 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 8.1.2 Device Nomenclature

表 8-1. Available Options

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
LP2980 <b>vwxxy-z.z</b> /NOPB	v is the accuracy specification for the legacy chip (A or blank). See the <i>Electrical Characteristics</i> for more information. This character is insignificant for the new chip.  w is the operating temperature range (I = -40°C to 125°C).  xx is the package designator (M5 = SOT-23).  y is the reel designator size. See the Package Addendum for more information on package quantity.  z.z is the nominal output voltage (for example, 3.3 = 3.3V; 5.0 = 5.0V).  /NOPB indicates material construction that does not use Lead (Pb).  This device ships with the legacy chip (CSO: DLN or GF8) or the new chip (CSO: RFB) which uses the latest manufacturing flow. The reel packaging label provides CSO information to distinguish which chip is used. Device performance for new and legacy chips is denoted throughout the data sheet.

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

### 8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 8.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

Copyright © 2025 Texas Instruments Incorporated

#### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 8.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Product Folder Links: LP2980-N



### 9 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision Q (November 2023) to Revision R (February 2025)	Page
Changed description of N/C pin in Pin Functions table and added footnote 1	2
Added ESR range for output capacitor	3
· Changed Short-Circuit Current vs Time (New Chip), Short-Circuit Current vs Temp	perature (New Chip), Short-
Circuit Current vs Time (New Chip) curves	8
<ul> <li>Added 1 μF ESR Range vs IOUT (Legacy Chip), 2.2 μF ESR Range vs IOUT (Legacy Chip)</li> </ul>	egacy Chip), and 10 $\mu$ F
ESR Range vs IOUT (Legacy Chip) curves	
Added Recommended Output Capacitors (Legacy Chip) section	19
Added Tantalum Capacitors (Legacy Chip) section	19
Added Aluminum Electrolytic Capacitors (Legacy Chip) section	
Added Multilayer Ceramic Capacitors (Legacy Chip) section	20
Changed Recommended Output Capacitors (New Chip) section	20
Changed title and last paragraph of Input Capacitor Requirements section	21
Changes from Revision P (August 2016) to Revision Q (November 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
• 更改了整个文档以与当前系列格式保持一致	1
• 向文档添加了 M3 器件	1
· Updated Absolute Maximum Ratings, Recommended Operating Conditions, Elect	rical Characteristics and
Thermal Information for M3-suffix(new chip)	4
Added Device Nomenclature section	27

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LP2980-N

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 3-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LP2980IM5-2.5/NOPB	Active	Production	SOT-23 (DBV)   5	1000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LONB
LP2980IM5-3.0/NOPB	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L02B
LP2980IM5-3.3/NOPB	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L00B
LP2980IM5-3.8/NOPB	Active	Production	SOT-23 (DBV)   5	1000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L21B
LP2980IM5-4.7/NOPB	Active	Production	SOT-23 (DBV)   5	1000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L37B
LP2980IM5-5.0/NOPB	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L01B

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 3-May-2025



www.ti.com 20-Mar-2025


### TAPE AND REEL INFORMATION





Γ	A0	Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980AIM5-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-4.7/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980IM5X-2.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 20-Mar-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980AIM5-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5-4.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980AIM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-4.7/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5-3.8/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-4.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5X-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0




# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980IM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司