











DRV8701

ZHCSDO0A - MARCH 2015 - REVISED MAY 2015

DRV8701 有刷直流电机全桥栅极驱动器

特性

- 单路 H 桥栅极驱动器
 - 驱动 4 个外部 N 通道金属氧化物半导体场效应 晶体管 (MOSFET)
 - 支持 100% 脉宽调制 (PWM) 占空比
- 5.9V 至 45V 工作电源电压范围
- 两个控制接口选项
 - PH/EN (DRV8701E)
 - PWM (DRV8701P)
- 可调节栅极驱动(5级)
 - 6mA 至 150mA 拉电流
 - 12.5mA 至 300mA 灌点流
- 支持 1.8V、3.3V 和 5V 逻辑输入
- 分流放大器 (20V/V)
- 集成 PWM 电流调节功能
 - 限制电机浪涌电流
- 低功耗睡眠模式 (9µA)
- 两个低压降 (LDO) 稳压器,用于为外部元件供电
 - AVDD: 4.8V, 最高支持 30mA 输出负载
 - DVDD: 3.3V, 最高支持 30mA 输出负载
- 小型封装尺寸
 - 24 引脚超薄型四方扁平无引线 (VQFN) (PowerPAD™)
 - -4.0mm $\times 4.0$ mm $\times 0.9$ mm
- 保护特性:
 - VM 欠压闭锁 (UVLO)
 - 电荷泵电压 (CPUV)
 - 过流保护 (OCP)
 - 前置驱动器故障 (PDF)
 - 热关断 (TSD)
 - 故障状态输出 (nFAULT)

2 应用

- 工业有刷直流电机
- 机器人
- 家庭自动化
- 工业泵和阀
- 电动工具
- 手持式真空吸尘器

3 说明

DRV8701 是一款采用 4 个外部 N 通道 MOSFET 的单 路 H 桥栅极驱动器,主要用于驱动 12V 至 24V 双向 有刷直流电机。

该器件可通过 PH/EN (DRV8701E) 或 PWM (DRV8701P) 接口轻松连接控制器电路。 内置的感测 放大器能够实现可调节的电流控制。 这款栅极驱动器 内置有相应的电路,以便能够采用固定关断时间的 PWM 电流斩波来调节绕组电流。

DRV8701 采用 9.5V V_{GS} 栅极驱动电压来驱动高侧和 低侧 FET。 所有外部 FET 的栅极驱动电流均可通过 IDRIVE 引脚上的单个外部电阻进行配置。

低功耗睡眠模式可将内部电路关断, 从而实现极低的静 态电流消耗。 这种睡眠模式可通过将 nSLEEP 引脚置 为低电平来设定。


该器件内置以下保护功能:欠压锁定、电荷泵故障、过 流关断、短路保护、前置驱动器故障以及过热保护。 故障情况通过 nFAULT 引脚指示。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
DRV8701	VQFN (24)	4.00mm × 4.00mm × 0.90mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化的系统框图



栅极驱动电流






	目录			
1	特性		7.4 Device Functional Modes	20
2	应用 1	8	Application and Implementation	28
3	说明 1		8.1 Application Information	28
4	修订历史记录 2		8.2 Typical Applications	2
5	Pin Configuration and Functions	9	Power Supply Recommendations	32
6	Specifications5		9.1 Bulk Capacitance Sizing	32
•	6.1 Absolute Maximum Ratings 5	10	Layout	33
	6.2 ESD Ratings5		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions 5		10.2 Layout Example	
	6.4 Thermal Information6	11	器件和文档支持	
	6.5 Electrical Characteristics		11.1 文档支持	
	6.6 Typical Characteristics9		11.2 社区资源	
7	Detailed Description 12		11.3 商标	
	7.1 Overview 12		11.4 静电放电警告	
	7.2 Functional Block Diagram 13		11.5 术语表	
	7.3 Feature Description	12	机械、封装和可订购信息	34


4 修订历史记录

Ch	nanges from Original (March 2015) to Revision A	Page
•	已将器件状态更新为量产数据	



5 Pin Configuration and Functions





DRV8701E (PH/EN)

PIN		TYPE		DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION		
EN	14	Input	Bridge enable input Logic low places the bridge in brake mode; see Table 1		
PH	15	Input	Bridge phase input Controls the direction of the H-bridge; see Table 1		

DRV8701P (PWM)

PIN		TVDE		DESCRIPTION		
NAME	NAME NO.			DESCRIPTION		
IN1	15	Input	Bridge PWM input	Logic controls the state of H bridge; see Table 2		
IN2	14	Input	Briage Evvivi input	Logic controls the state of H-bridge; see Table 2		

Common Pins

PIN		TYPE	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
VM	1	Power	Connect to motor supply voltage; bypass to GND with a 0.1-µF ceramic plus a 10-µF minimum capacitor rated for VM; additional capacitance may be required based on drive current				
	5						
GND	16 Power	Power	Device ground	Must be connected to ground			
	PPAD						
VCP	2	Power	Charge pump output Connect a 16-V, 1-µF ceramic capacitor to VM				
CPH		Power	Charge pump switching nodes	Connect a 0.1-µF X7R capacitor rated for VM between CPH and			
CPL	4	rowei	Charge pump switching hodes	CPL			
DVDD	8	Power	Logic regulator	3.3-V logic supply regulator; bypass to GND with a 6.3-V, 1-µF ceramic capacitor			
AVDD	7	Power	Analog regulator	4.8-V analog supply regulator; bypass to GND with a 6.3-V, 1-μF ceramic capacitor			
nSLEEP	13	Input	Device sleep mode Pull logic low to put device into a low-power sleep mode with F High-Z; internal pulldown				
IDRIVE	12	Input	Gate drive current setting pin Resistor value or voltage forced on this pin sets the gate drive current; see applications section for more details				



Common Pins (continued)

PIN		TVDE	DESCRIPTION				
NAME	NO.	TYPE	DESCRIPTION				
VREF	6	Input	Analog reference input Controls the current regulation; apply a voltage between 0.3 V and AVDD				
nFAULT	9	Open Drain	Fault indication pin	Pulled logic low with fault condition; open-drain output requires an external pullup			
SNSOUT	10	Open Drain	Sense comparator output	Sense comparator output Pulled logic low when the drive current hits the current chopping threshold; open-drain output requires an external pullup			
SO	11	Output	Shunt amplifier output Voltage on this pin is equal to the SP voltage times A _V plus an offset; place no more than 1 nF of capacitance on this pin				
SN	20	Input	Shunt amplifier negative input	Connect to SP through current sense resistor and to GND			
SP	21	Input	Shunt amplifier positive input	Connect to low-side FET source and to SN through current sense resistor			
GH1	17	Output	Lligh side gets	Connect to high side FFT gots			
GH2	24	Output	High-side gate	Connect to high-side FET gate			
GL1	19	O d d	I am aida mata	Connect to law side FFT note			
GL2	22	Output	Low-side gate	Connect to low-side FET gate			
SH1	18	Innut	Phase node	Connect to high side EET source and low side EET drain			
SH2	23	Input	riiase iiuue	Connect to high-side FET source and low-side FET drain			

External Passive Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED	
C _{VM1}	VM	GND	0.1-µF ceramic capacitor rated for VM	
C _{VM2}	VM	GND	≥10-µF capacitor rated for VM	
C _{VCP}	VCP	VM	16-V, 1-µF ceramic capacitor	
C _{SW}	CPH	CPL	0.1-µF X7R capacitor rated for VM	
C _{DVDD}	DVDD	GND	6.3-V, 1-µF ceramic capacitor	
C _{AVDD}	AVDD	GND	6.3-V, 1-µF ceramic capacitor	
R _{IDRIVE}	IDRIVE	GND	See Typical Applications for resistor sizing	
R _{nFAULT}	VCC ⁽¹⁾	nFAULT	≥10-kΩ pullup	
R _{SNSOUT}	VCC ⁽¹⁾	SNSOUT	≥10-kΩ pullup	
R _{SENSE}	SP	SN/GND	Optional low-side sense resistor	

⁽¹⁾ VCC is not a pin on the DRV8701, but a VCC supply voltage pullup is required for open-drain outputs nFAULT and SNSOUT. The system controller supply can be used for this pullup voltage, or these pins can be pulled up to either AVDD or DVDD.

External FETs

Component	Gate	Drain	Source	Recommended
Q _{HS1}	GH1	VM	SH1	
Q _{LS1}	GL1	SH1	SP or GND	Supports up to 200-nC FETs at 40-kHz PWM; see
Q _{HS2}	GH2	VM	SH2	Detailed Design Procedure for more details
Q _{LS2}	GL2	SH2	SP or GND	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range referenced with respect to GND (unless otherwise noted) (1)

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	47	V
Power supply voltage ramp rate (VM)	0	2	V/µs
Charge pump voltage (VCP, CPH)	-0.3	VM + 12	V
Charge pump negative switching pin (CPL)	-0.3	VM	V
Internal logic regulator voltage (DVDD)	-0.3	3.8	V
Internal analog regulator voltage (AVDD)	-0.3	5.75	V
Control pin voltage (PH, EN, IN1, IN2, nSLEEP, nFAULT, VREF, IDRIVE, SNSOUT)	-0.3	5.75	V
High-side gate pin voltage (GH1, GH2)	-0.3	VM + 12	V
Continuous phase node pin voltage (SH1, SH2)	-1.2	VM + 1.2	V
Pulsed 10 µs phase node pin voltage (SH1, SH2)	-2.0	VM + 2	V
Low-side gate pin voltage (GL1, GL2)	-0.3	12	V
Continuous shunt amplifier input pin voltage (SP, SN)	-0.5	1	V
Pulsed 10-µs shunt amplifier input pin voltage (SP, SN)	-1	1	V
Shunt amplifier output pin voltage (SO)	-0.3	5.75	V
Open-drain output current (nFAULT, SNSOUT)	0	10	mA
Gate pin source current (GH1, GL1, GH2, GL2)	0	250	mA
Gate pin sink current (GH1, GL1, GH2, GL2)	0	500	mA
Shunt amplifier output pin current (SO)	0	5	mA
Operating junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM) ESD stress voltage ⁽¹⁾	±2000	.,
V _(ESD) E		Charged device model (CDM) ESD stress voltage (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VM	Power supply voltage range	5.9	45	V
VCC	Logic level input voltage	0	5.5	V
VREF	Reference RMS voltage range (VREF)	0.3 ⁽¹⁾	AVDD	V
f_{PWM}	Applied PWM signal (PH/EN or IN1/IN2)		100	kHz
I _{AVDD}	AVDD external load current		30 ⁽²⁾	mA
I_{DVDD}	DVDD external load current		30 ⁽²⁾	mA
I _{SO}	Shunt amplifier output current loading (SO)		5	mA
T _A	Operating ambient temperature	-40	125	°C

⁽¹⁾ Operational at VREF = 0 to 0.3 V, but accuracy is degraded

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ Power dissipation and thermal limits must be observed



6.4 Thermal Information

		DRV8701		
	THERMAL METRIC ⁽¹⁾	RGE (VQFN)	UNIT	
		24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	12.2	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter	12.2	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	3.7	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLIES (VM, AVDD, DVDD)					
VM	VM operating voltage		5.9		45	V
I_{VM}	VM operating supply current	VM = 24 V; nSLEEP high		6	9.5	mΑ
	VM close mode cumply current	$nSLEEP = 0$ $T_A = 25$ °C		9	15	
I_{VMQ}	VM sleep mode supply current	$VM = 24 V$ $T_A = 125 °C^{(1)}$		14	25	μA
t _{SLEEP}	Sleep time	nSLEEP low to sleep mode			100	μs
t _{WAKE}	Wake-up time	nSLEEP high to output change			1	ms
t _{ON}	Turn-on time	VM > UVLO to output transition			1	ms
DVDD	Internal logic regulator voltage	External load 0 to 30 mA	3.0	3.3	3.5	V
AVDD	Internal logic regulator voltage	External load 0 to 30 mA	4.4	4.8	5.2	V
CHARGE I	PUMP (VCP, CPH, CPL)					
		VM = 12 V; I _{VCP} = 0 to 12 mA	20.5	21.5	22.5	
VCP	VCP operating voltage	VM = 8 V; I _{VCP} = 0 to 10 mA	13.5	14.4	15	V
		VM = 5.9 V; I _{VCP} = 0 to 8 mA	9.4	9.9	10.4	
		VM > 12 V	12			
I _{VCP}	Charge pump current capacity	8 V < VM < 12 V	10			mA
		5.9 V < VM < 8 V	8			
f _{VCP} (1)	Charge pump switching frequency	VM > UVLO	200	400	700	kHz
	INPUTS (PH, EN, IN1, IN2, nSLEEP))			I	
V _{IL}	Input logic low voltage				0.8	V
V _{IH}	Input logic high voltage		1.5			V
V _{HYS}	Input logic hysteresis		100			mV
I _{IL}	Input logic low current	V _{IN} = 0 V	-5		5	μA
I _{IH}	Input logic high current	V _{IN} = 5 V			78	μA
R _{PD}	Pulldown resistance		64	115	173	kΩ
t _{PD}	Propagation delay	PH/EN, IN1/IN2 to GHx/GLx		500		ns
	OUTPUTS (nFAULT, SNSOUT)	,	<u> </u>			
V _{OL}	Output logic low voltage	I _O = 2 mA			0.1	V
l _{oz}	Output high impedance leakage	V _{IN} = 5 V	-2		2	μA
	DRIVERS (GH1, GH2, SH1, SH2, G		II.			•
	, , , , , ,	VM > 12 V; V _{GHS} with respect to SHx	8.5	9.5	10.5	
V_{GHS}	High-side VGS gate drive (gate-to-	VM = 8 V; V _{GHS} with respect to SHx	5.5	6.4	7	V
GHO	source)	VM = 5.9 V; V _{GHS} with respect to SHx	3.5	4.0	4.5	
	Low-side VGS gate drive (gate-to-	VM > 12 V	8.5	9.3	10.5	
V_{GLS}	source)	VM = 5.9 V	3.9	4.3	4.9	V
t _{DEAD}	Output dead time	Observed t _{DEAD} depends on IDRIVE setting	2.13	380		ns
t _{DRIVE}	Gate drive time	3		2.5		μs
DINVE		R _{IDRIVE} < 1 kΩ to GND		6		
		$R_{IDRIVE} = 33 \text{ k}\Omega \pm 5\% \text{ to GND}$		12.5		
I _{DRIVE,SRC}	Peak source current	R_{IDRIVE} = 200 k Ω ±5% to GND, or R_{IDRIVE} < 1 k Ω to AVDD		25		mA
		$R_{IDRIVE} > 500 \text{ k}\Omega \pm 5\% \text{ to GND}$		100		
		$R_{IDRIVE} = 68 \text{ k}\Omega \pm 5\% \text{ to AVDD}$		150		

⁽¹⁾ Specified by design and characterization data



Electrical Characteristics (continued)


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		R_{IDRIVE} < 1 k Ω to GND		12.5			
I Poo		$R_{IDRIVE} = 33 \text{ k}\Omega \pm 5\% \text{ to GND}$		25			
	Deals sink assument	R_{IDRIVE} = 200 k Ω ±5% to GND		50		A	
IDRIVE,SNK	Peak sink current	$R_{IDRIVE} < 1 \text{ k}\Omega$ to AVDD		200		mA	
		$R_{IDRIVE} > 500 \pm 5\% \text{ k}\Omega \text{ to GND}$		300			
		$R_{IDRIVE} = 68 \text{ k}\Omega \pm 5\% \text{ to AVDD}$		50			
	EET la della accessorat	Source current after t _{DRIVE}		6			
I _{HOLD}	FET holding current	Sink current after t _{DRIVE}		25		mA	
		GHx		490			
ISTRONG	FET hold-off strong pulldown	GLx		690		mA	
_		Pulldown GHx to SHx		200			
R _{OFF}	FET gate hold-off resistor	Pulldown GLx to GND		150		kΩ	
CURRENT	SHUNT AMPLIFIER AND PWM CU	JRRENT CONTROL (SP, SN, SO, VREF)	1		ļ		
V _{VREF}	VREF input voltage	For current internal chopping	0.3(2)		AVDD	V	
A _V Amplifier gain		50 < V _{SP} < 200 mV; V _{SN} = GND	18	20	22	V/V	
	Amplifier gain	10 < V _{SP} < 50 mV; V _{SN} = GND	16	20	24		
V _{OFF}	SO offset	$V_{SP} = V_{SN} = GND$		50	250	mV	
I _{SP}	SP input current	$V_{SP} = 100 \text{ mV}; V_{SN} = \text{GND}$		-40		μΑ	
t _{SET} (3)	Settling time to ±1%	$V_{SP} = V_{SN} = GND$ to $V_{SP} = 100$ mV, $V_{SN} = GND$			1.5	μs	
C _{SO} (3)	Allowable SO pin capacitance				1	nF	
t _{OFF}	PWM current regulation off-time			25		μs	
t _{BLANK}	PWM blanking time			2		μs	
PROTECTI	ON CIRCUITS		<u> </u>		*		
		VM falling; UVLO report		5.4	5.8		
V_{UVLO}	VM undervoltage lockout	VM rising; UVLO recovery		5.6	5.9	V	
V _{UVLO,HYS}	VM undervoltage hysteresis	Rising to falling threshold	100			mV	
t _{UVLO}	VM UVLO falling deglitch time	VM falling; UVLO report		10		μs	
V _{CPUV}	Charge pump undervoltage	CPUV report		VM + 2.8		V	
V _{DS OCP}	Overcurrent protection trip level, VDS of each external FET	High-side FETs: VM – SHx Low-side FETs: SHx – SP	0.8	1		V	
V _{SP OCP}	Overcurrent protection trip level, measured by sense amplifier	V _{SP} voltage with respect to GND	0.8	1		V	
t _{OCP}	Overcurrent deglitch time			4.5		μs	
t _{RETRY}	Overcurrent retry time			3		ms	
T _{TSD} (3)	Thermal shutdown temperature	Die temperature, T _J	150			°C	
T _{HYS} (3)	Thermal shutdown hysteresis	Die temperature, T _J		20		°C	
	Thermal shuldown hysiciesis	Positive clamping voltage	10.5		13		
V _{GS CLAMP}	Gate drive clamping voltage	Negative clamping voltage	-1	-0.7	-0.5	V	

⁽²⁾ Operational at VREF = 0 to 0.3 V, but accuracy is degraded (3) Specified by design and characterization data




6.6 Typical Characteristics




TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The DRV8701 is an H-bridge gate driver (also called a pre-driver or controller). The device integrates FET gate drivers in order to control four external NMOS FETs. The device can be powered with a supply voltage between 5.9 and 45 V.

A simple PH/EN (DRV8701E) or PWM (DRV8701P) interface allows interfacing to the controller circuit.

A low-power sleep mode is included, which can be enabled using the nSLEEP pin.

The gate drive strength can be adjusted to optimize a system for a given FET without adding external resistors in series with the FET gates. The IDRIVE pin allows for selection of the peak current driven into the external FET gate. Both the high-side and low-side FETs are driven with a V_{GS} of 9.5 V nominally when VM > 12 V. At lower VM voltages, the V_{GS} is reduced. The high-side gate drive voltage is generated using a doubler-architecture charge pump that regulates to VM + 9.5 V.


This device greatly reduces the component count of discrete motor driver systems by integrating the necessary FET drive circuitry into a single device. In addition, the DRV8701 adds protection features above traditional discrete implementations: UVLO, OCP, pre-driver faults, and thermal shutdown.

A start-up (inrush) or running current limitation is built in using a fixed time-off current chopping scheme. The chopping current level is set by choosing the sense resistor value and by setting a voltage on the VREF pin.

A shunt amplifier output is provided for accurate current measurements by the system controller. The SO pin outputs a voltage that is 20 times the voltage seen across the sense resistor.



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Bridge Control

The DRV8701E is controlled using a PH/EN interface. The following logic table (Table 1) gives the full H-bridge state when driving a single brushed DC motor. Note that Table 1 does not take into account the current control built into the DRV8701E. Positive current is defined in the direction of xOUT1 \rightarrow xOUT2.

nSLEEP	EN	PH	SH1	SH2	AVDD/DVDD	Description
0	X	X	High-Z	High-Z	Disabled	Sleep mode; H-bridge disabled High-Z
1	0	X	L	L	Enabled	Brake, low-side slow decay
1	1	0	L	Н	Enabled Reverse drive (current SH2 → SH1)	
1	1	1	Н	L	Enabled	Forward drive (current SH1 → SH2)

The DRV8701P is controlled using a PWM interface (IN1/IN2). The following logic table (Table 2) gives the full H-bridge state when driving a single brushed DC motor. Note that Table 2 does not take into account the current control built into the DRV8701P. Positive current is defined in the direction of xOUT1 \rightarrow xOUT2.

Table 2. DRV8701P (PWM) Control Interface

nSLEEP	IN1	IN2	SH1	SH2	AVDD/DVDD	Description
0	Х	X	High-Z	High-Z	Disabled	Sleep mode; H-bridge disabled High-Z
1	0	0	High-Z	High-Z	Enabled	Coast; H-bridge disabled High-Z
1	0	1	L	Н	Enabled	Reverse (current SH2 → SH1)
1	1	0	Н	L	Enabled Forward (current SH1 → SH2)	
1	1	1	L	L	Enabled	Brake; low-side slow decay




Figure 19. H-Bridge Operational States



7.3.2 Half-Bridge Operation

The DRV8701 can be used to drive only a single half-bridge instead of a full H-bridge. To operate in this mode, leave GH1 and GL1 disconnected. Also, connect a 1/10 W, $330-\Omega$ 5% resistor from SH1 to GND.




Figure 20. Half-H Bridge Operation Mode

For the DRV8701E, this mode is controlled by tying the PH pin low. Table 3 gives the control scheme. EN = 1 enables the high-side FET, and EN = 0 enables the low-side FET. EN = 1 and PH = 1 is an invalid state.

Table 3. DRV8701E (PH/EN) Control Interface for Half-H Bridge Mode

nSLEEP	EN	PH	SH2 AVDD/DVDD Description		Description	
0	X	X	High-Z	Disabled Sleep mode; disabled High-Z		
1	0	X	L	L Enabled Brake, low-side slow decay		
1	1	0	H Enabled Drive (Current SH2 → GND)			
1	1	1	Invalid state			

For the DRV8701P, Table 4 gives the control scheme. IN1 = 1 and IN2 = 0 is an invalid state.

Table 4. DRV8701P (PWM) Control Interface for Half-H Bridge Mode

			` ,		
nSLEEP	IN1	IN2	SH2	AVDD/DVDD	Description
0	X	X	High-Z	Disabled	Sleep mode; disabled High-Z
1	0	0	High-Z	Enabled	Coast; disabled High-Z
1	0	1	Н	Enabled	Drive (current SH2 → GND)
1	1	0	Invalid state		
1	1	1	L	Enabled	Brake; low-side slow decay

7.3.3 Current Regulation

The maximum current through the motor winding is regulated by a fixed off-time PWM current regulation, or current chopping. When an H-bridge is enabled in forward or reverse drive, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. After the current hits the current chopping threshold, the bridge enters a brake (low-side slow decay) mode until t_{OFF} has expired.

Note that immediately after the current is enabled, the voltage on the SP pin is ignored for a period of time (t_{BLANK}) before enabling the current sense circuitry.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the SP pin, multiplied by a factor of A_V , with a reference voltage from the VREF pin. The factor A_V is the shunt amplifier gain, which is 20 V/V in the DRV8701.

The chopping current is calculated as follows:

$$I_{CHOP} = \frac{V_{REF} - V_{OFF}}{A_{V} \times R_{SENSE}}$$
 (1)

Example: If a 50 m Ω sense resistor is used and VREF = 3.3 V, the full-scale chopping current will be 3.25 A. A_V is 20 V/V and V_{OFF} is assumed to be 50 mV in this example.

For DC motors, current regulation is generally used to limit the start-up and stall current of the motor. If the current regulation feature is not needed, it can be disabled by tying VREF directly to AVDD and tying SP and SN to GND.




Figure 21. Sense Amplifier and Current Chopping Operation

During brake mode (slow decay), current is recirculated through the low-side FETs. Because current is not flowing through the sense resistor, SO does not represent the motor current.



7.3.4 Amplifier Output SO

The SO pin on the DRV8701 outputs an analog voltage equal to the voltage seen across the SP and SN pins multiplied by A_V . The factor A_V is the shunt amplifier gain, which is 20 V/V in the DRV8701. SO is only valid during forward or reverse drive. The H-bridge current is approximately equal to:

$$I = \frac{SO - V_{OFF}}{A_{V} \times R_{SENSE}}$$
 (2)

When SP and SN are 0 V, SO outputs the amplifier offset voltage V_{OFF}. No capacitor is required on the SO pin.




Figure 22. Sense Amplifier Diagram

If the voltage across SP and SN exceeds 1 V, then the DRV8701 flags an overcurrent condition.

The SO pin can source up to 5 mA of current. If the pin is shorted to GND, or if a higher-current load is driven by this pin, the output acts as a constant-current source. The output voltage is not representative of the H-bridge current in this state.

This shunt amplifier feature can be disabled by tying the SP and SN pins to GND. When the amplifier is disabled, current regulation is also disabled.




Figure 23. Sense Amplifier Output

7.3.4.1 SNSOUT

The SNSOUT pin of the DRV8701 indicates when the device is in current chopping mode. When the driver is in a slow decay mode caused by internal PWM current chopping (I_{CHOP} threshold hit), the open-drain SNSOUT output is pulled low. If the current regulation is disabled, then the SNSOUT pin will be high-Z.

Note that if the H-bridge is put into a slow decay mode using the inputs (PH/EN or IN1/IN2), then SNSOUT is not pulled low.

During forward or reverse drive mode, SNSOUT is high until the DRV8701 is internally forced into current chopping. If the drive current rises above I_{CHOP} , the driver enters a brake mode (low-side slow decay). The SNSOUT pin will be pulled low during this current chopping brake mode. After the driver is re-enabled, the SNSOUT pin is released high-Z and the drive mode is restarted.

7.3.5 PWM Motor Gate Drivers

The DRV8701 contains gate drivers for a single H-bridge with external NMOS FETs. Figure 24 shows a block diagram of the gate driver circuitry.




Figure 24. PWM Motor Gate Drivers

Gate drivers inside the DRV8701 directly drive N-channel MOSFETs, which drive the motor current. The high-side gate drive is supplied by the charge pump, while the low-side gate drive voltage is generated by an internal regulator.

The peak drive current of the gate drivers is adjustable through the IDRIVE pin. Peak source currents may be set to 6, 12.5, 25, 100, or 150 mA. The peak sink current is approximately 2x the peak source current. Adjusting the peak current changes the output slew rate, which also depends on the FET input capacitance and gate charge.

The peak drive current is selected by setting the value of the R_{IDRIVE} resistor on the IDRIVE pin or by forcing a voltage onto the IDRIVE pin (see Table 6 for details).

Fast switching times can cause extra voltage noise on VM and GND. This can be especially due to a relatively slow reverse-recovery time of the low-side body diode, where it conducts reverse-bias momentarily, being similar to shoot-through. Slow switching times can cause excessive power dissipation since the external FETs take a longer time to turn on and turn off.



When changing the state of the output, the peak current (I_{DRIVE}) is applied for a short drive period (t_{DRIVE}) to charge the gate capacitance. After this time, a weaker current source (I_{HOLD}) is used to keep the gate at the desired state. When selecting the gate drive strength for a given external FET, the selected current must be high enough to fully charge and discharge the gate during t_{DRIVE} , or excessive power will be dissipated in the FET.

During high-side turn-on, the low-side gate is pulled low with a strong pull-down (I_{STRONG}). This prevents the low-side FET Q_{GS} from charging and keeps the FET off, even when there is fast switching at the outputs.

The pre-driver circuits include enforcement of a dead time in analog circuitry, which prevents the high-side and low-side FETs from conducting at the same time. When switching FETs on, this handshaking prevents the high-or low-side FET from turning on until the opposite FET has been turned off.




Figure 25. Gate Driver Output to Control External FETs

Q_{GD} Miller charge

When a FET gate is turned on, three different capacitances must be charged.

- Q_{GS} Gate-to-source charge
- Q_{GD} Gate-to-drain charge (miller charge)
- Remaining Q_G

The FET output is slewing primarily during the Q_{GD} charge.




Figure 26. Example FET Gate Charging Profile

7.3.6 IDRIVE Pin

The rise and fall times of the H-bridge output (SHx pins) can be adjusted by setting the IDRIVE resistor value or forcing a voltage onto the IDRIVE pin. The FET gate voltage ramps faster if a higher IDRIVE setting is chosen. The FET gate ramp directly affects the H-bridge output rise and fall time.

Tying IDRIVE to GND selects the lowest drive setting of 6-mA source and 12.5-mA sink. If this pin is left unconnected, then the 100-mA source and 200-mA sink setting are selected.

If IDRIVE is shorted to AVDD, then the VDS OCP monitor on the high-side FETs is disabled. In this setting, the gate driver is configured as 25-mA source and 50-mA sink.





Figure 27. IDRIVE Pin Internal Circuitry

Table 5. IDRIVE Pin Configuration Settings

IDRIVE Resistance	IDRIVE Voltage	Source Current (I _{DRIVE,SRC})	Sink Current (I _{DRIVE,SNK})	HS OCP Monitor
<1 kΩ to GND	GND	6 mA	12.5 mA	ON
33 k Ω ±5% to GND	0.7 V ±5%	12.5 mA	25 mA	ON
200 kΩ ±5% to GND	2 V ±5%	25 mA	50 mA	ON
>500 k Ω to GND, High-Z	3 V ±5%	100 mA	200 mA	ON
68 kΩ ±5% to AVDD	4 V ±5%	150 mA	300 mA	ON
<1 kΩ to AVDD	AVDD	25 mA	50 mA	OFF

Table 6. IDRIVE Pin Resistor Settings





7.3.7 Dead Time

Dead time (t_{DEAD}) is measured as the time when SHx is High-Z between turning off one of the H-bridge FETs and turning on the other. For example, the output is High-Z between turning off the high-side FET and turning on the low-side FET.

The DRV8701 inserts a digital dead time of approximately 150 ns. The total dead time also includes the FET gate turn-on time.

The total dead time is dependent on the IDRIVE resistor setting because a portion of the FET gate ramp (GHx and GLx pins) includes the observable dead time.

7.3.8 Propagation Delay

The propagation delay time (t_{DELAY}) is measured as the time between an input edge to an output change. This time is composed of two parts: an input deglitch time and output slewing delay. The input deglitcher prevents noise on the input pins from affecting the output state.

The gate drive slew rate also contributes to the delay time. For the output to change state during normal operation, first, one FET must be turned off. The FET gate is ramped down according to the IDRIVE setting, and the observed propagation delay ends when the FET gate has fallen below the threshold voltage.

7.3.9 Overcurrent V_{DS} Monitor

The gate driver circuit monitors the V_{DS} voltage of each external FET when it is driving current. When the voltage monitored is greater than the OCP threshold voltage ($V_{DS\ OCP}$), after the OCP deglitch time (t_{OCP}) has expired, an OCP condition will be detected.




Figure 28. Overcurrent VDS Monitors

When IDRIVE is shorted to AVDD, the V_{DS} OCP monitor on the high-side FETs is disabled. In cases where the VM supplied to the DRV8701 can be different from the external H-bridge supply, this setting must be used in order to prevent false overcurrent detection. In this mode, the IDRIVE current is set to 25-mA source and 50-mA sink.

7.3.10 Charge Pump

A charge pump is integrated to supply a high-side NMOS gate drive voltage of V_{HGS} . The charge pump requires a capacitor between the VM and VCP pins. Additionally a low-ESR ceramic capacitor is required between pins CPH and CPL. When VM is below 12 V, this charge pump behaves as a doubler and generates VCP = 2 × VM - 1.5 V if unloaded. Above VM = 12 V, the charge pump regulates VCP such that VCP = VM + 9.5 V.




Figure 29. Charge Pump Diagram

7.3.11 LDO Voltage Regulators

Two LDO regulators are integrated into the DRV8701. They can be used to provide the supply voltage for a low-power microcontroller or other low-current devices. For proper operation, bypass the AVDD and DVDD pins to GND using ceramic capacitors.

The AVDD output voltage is nominally 4.8 V, and the DVDD output is nominally 3.3 V. When the AVDD or DVDD current load exceeds 30 mA, the LDO behaves like a constant current source. The output voltage drops significantly with currents greater than this limit.

Note that AVDD and DVDD are disabled when the device is in sleep mode (nSLEEP = 0). In addition, when an overtemperature (TSD) or undervoltage (UVLO) fault is encountered, the AVDD regulator is shut off.




Figure 30. AVDD and DVDD LDOs

The power dissipated in the DRV8701 due to these LDOs may be approximated by:

$$Power = (VM - AVDD) \times I_{AVDD} + (VM - DVDD) \times I_{DVDD}$$
(3)

For example at VM = 24 V, drawing 10 mA out of both AVDD and DVDD results in a power dissipation of:

Power =
$$(24 \text{ V} - 4.8 \text{ V}) \times 10 \text{ mA} + (24 \text{ V} - 3.3 \text{ V}) \times 10 \text{ mA} = 192 \text{ mW} + 207 \text{ mW} = 399 \text{ mW}$$
 (4)



7.3.12 Gate Drive Clamp

A clamping structure limits the gate drive output voltage to $V_{GS\ CLAMP}$ to protect the power FETs from damage. The positive voltage clamp is realized using a series of diodes. The negative voltage clamp uses the body diodes of the internal gate driver FET.




Figure 31. Gate Drive Clamp Diagram

7.3.13 Protection Circuits

The DRV8701 is fully protected against VM undervoltage, charge pump undervoltage, overcurrent, gate driver shorts, and overtemperature events.

7.3.13.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the UVLO threshold voltage, all FETs in the H-bridge are disabled, the charge pump is disabled, AVDD is disabled, and the nFAULT pin is driven low. Operation resumes when VM rises above the UVLO threshold. The nFAULT pin is released after operation has resumed.

7.3.13.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the charge pump undervoltage threshold voltage (V_{CPUV}), all FETs in the H-bridge are disabled and the nFAULT pin is driven low. Operation resumes when VCP rises above the CPUV threshold. The nFAULT pin is released after operation has resumed.

7.3.13.3 Overcurrent Protection (OCP)

Overcurrent is sensed by monitoring the V_{DS} voltage drop across the external FETs (see Figure 28). If the voltage across a driven FET exceeds the overcurrent trip threshold (V_{DS} $_{OCP}$) for longer than the OCP deglitch time (t_{OCP}), an OCP event is recognized. As a result, all FETs in the H-bridge are disabled and the nFAULT pin is driven low; the driver is re-enabled after the OCP retry period (t_{RETRY}) has passed. nFAULT releases high-Z again at after the retry time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes and nFAULT remains released high-Z.

This V_{DS} overcurrent monitor on the high-side FETs can be disabled by using a specific IDRIVE setting. This allows the system to have a higher DRV8701 VM supply than the H-bridge supply.

In addition to this FET V_{DS} monitor, an overcurrent condition is also detected if the voltage at SP exceeds $V_{SP\ OCP}$.

7.3.13.4 Pre-Driver Fault (PDF)

The GHx and GLx pins are monitored such that if the voltage on the external FET gate does not increase above 1 V (when sourcing current) or decrease below 1 V (when sinking current) after t_{DRIVE} , a pre-driver fault is detected. The device encounters this fault if GHx or GLx are shorted to GND, SHx, or VM. Additionally, the device encounters the pre-driver fault if the IDRIVE setting selected is not sufficient to turn on the external FET. As a result, all FETs in the H-bridge are disabled and the nFAULT pin is driven low. The driver is re-enabled after the retry period (t_{RETRY}) has passed. The nFAULT pin is released after operation has resumed.

7.3.13.5 Thermal Shutdown (TSD)

If the die temperature exceeds T_{TSD} , all FETs in the H-bridge are disabled, the charge pump is shut down, AVDD is disabled, and the nFAULT pin is driven low. After the die temperature has fallen below $T_{TSD} - T_{HYS}$, operation automatically resumes. The nFAULT pin is released after operation has resumed.

Table 7. Fault Response

Fault	Condition	H-Bridge	Charge Pump	AVDD	DVDD	Recovery
VM undervoltage (UVLO)	VM ≤ V _{UVLO}	Disabled	Disabled	Disabled	Operating	VM ≥ V _{UVLO}
VCP undervoltage (CPUV)	VCP < V _{CPUV}	Disabled	Operating	Operating	Operating	VCP > V _{CPUV}
External FET overload (OCP)	$V_{DS} \ge 1.0 \text{ V or } V_{SP} - V_{SN} > 1.0 \text{ V}$	Disabled	Operating	Operating	Operating	t _{RETRY}
Pre-driver fault (PDF)	Gate voltage unchanged after t _{DRIVE}	Disabled	Operating	Operating	Operating	t _{RETRY}
Thermal shutdown (TSD)	T _J ≥ 150°C	Disabled	Disabled	Disabled	Operating	T _J ≤ 130°C



7.3.14 Reverse Supply Protection

The following circuit may be implemented to protect the system from reverse supply conditions. This circuit requires the following additional components:

- NMOS FET
- npn BJT
- Diode
- 10-kΩ resistor
- 43-kΩ resistor




Figure 32. Reverse Supply Protection External Circuitry



7.4 Device Functional Modes

The DRV8701 is active unless the nSLEEP pin is brought low. In sleep mode, the charge pump is disabled, the H-bridge FETs are High-Z, and the AVDD and DVDD regulators are disabled. Note that t_{SLEEP} must elapse after a falling edge on the nSLEEP pin before the device is in sleep mode. The DRV8701 is brought out of sleep mode if nSLEEP is brought high. Note that t_{WAKE} must elapse before the outputs change state after wake-up.

While nSLEEP is brought low, all external H-bridge FETs are disabled. The high-side gate pins GHx are pulled to the output node SHx by an internal resistor, and the low-side gate pins GLx are pulled to GND.

When VM is not applied, and during the power-on time (t_{ON}), the outputs are disabled using weak pulldown resistors between the GHx and SHx pins and between GLx and GND.

Table 8. Functional Modes

Condition		Charge Pump	GHx	GLx	AVDD and DVDD
Unpowered	VM < V _{UVLO}	Disabled	Weak pulldown to SHx	Weak pulldown to GND	Disabled
Sleep mode	V _{UVLO} < VM nSLEEP low	Disabled	Strong pulldown to GND	Strong pulldown to GND	Disabled
Operating	V _{UVLO} < VM nSLEEP high	Enabled	Depends on inputs	Depends on inputs	Operating



7.4.1 Operating DRV8701 and H-Bridge on Separate Supplies

The DRV8701 can operate with a different supply voltage (VM) than the system H-bridge supply (VBAT). Case 1 describes normal operation when VM and VBAT are roughly the same. Special considerations must be taken into account for Cases 2, 3, and 4.

- Case 1: VM ≈ VBAT. Recommended operation
- Case 2: VM > VBAT. IDRIVE must be shorted to AVDD to disable the high-side OCP. The IDRIVE current is
 fixed at 25-mA source and 50-mA sink. This case can allow the driver to better enhance the external FETs for
 VBAT < 11.5 V, or operate down to a lower supply voltage below 5.9 V.
- Case 3: VM > VBAT (higher than Case 2). IDRIVE must be shorted to AVDD to disable the high-side OCP. This case can also allow the driver to better enhance the external FETs, or operate down to a lower supply voltage below 5.9 V. The IDRIVE current is fixed at 25-mA source and 50-mA sink. Excess gate drive current may be driven through the DRV8701 gate clamps causing additional power dissipation in the DRV8701.
- Case 4: VM < VBAT. The high-side FETs may not be in saturation. There may be a significant voltage drop across the high-side FET when driving current. This causes high power dissipation in the external FET. When operating in Case 4, the external FET threshold voltage must be greater than 2 V. Otherwise the DRV8701 will report a pre-driver fault whenever the FET is out of saturation.

· · · · · · · · · · · · · · · · · · ·								
VBAT Range	Case 3	Case 2	Case 1	Case 4				
1 V ≤ VBAT < 5.9 V		VM ≥ 5.9 V VM < 0.5 × VBAT + 5.75 V	N/A	N/A				
5.9 V ≤ VBAT < 6.4 V	VM ≥ 0.5 × VBAT + 5.75 V VM ≤ 45 V	VM > VBAT	VM = VBAT	VM ≥ 5.9 V VM < VBAT				
6.4 V ≤ VBAT < 11.5 V		VM < 0.5 × VBAT + 5.75 V	VM > 0.6 × VBAT + 2.5 V	VM ≥ 5.9 V				
11.5 V ≤ VBAT < 14 V	VM > VBAT		VM ≤ VBAT	VM ≤ 0.6 × VBAT + 2.5 V				
14 V ≤ VBAT ≤ 45 V	VM ≤ 45 V	N/A	VM > VBAT – 4 V VM ≤ VBAT	VM ≥ 5.9 V VM ≤ VBAT – 4 V				

Table 9. VM Operational Range based on VBAT




Figure 33. VM Operating Range Based on Motor Supply Voltage

When nSLEEP is low, VM may be reduced down to 0 V with up to 45 V present at VBAT. However, nSLEEP should not be brought high until VM is supplied with a voltage aligning with one of the cases outlined above.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8701 is used in brushed-DC, solenoid, or relay control.

8.2 Typical Applications

8.2.1 Brushed-DC Motor Control

The following design procedure can be used to configure the DRV8701.




Figure 34. Typical Application Schematic

8.2.1.1 Design Requirements

Table 10 gives design input parameters for system design.

Table 10. Design Parameters

Design Parameter	Reference	Example Value		
Nominal supply voltage	VM	18 V		
Supply voltage range	VM _{MIN} , VM _{MAX}	12 to 24 V		
FET total gate charge ⁽¹⁾	Q_{G}	14 nC (typically)		
FET gate-to-drain charge ⁽¹⁾	Q_{GD}	2.3 nC (typically)		
Target FET gate rise time	RT	100 to 300 ns		
Motor current chopping level	I _{CHOP}	3 A		

(1) FET part number is CSD88537ND.



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 External FET Selection

The DRV8701 FET support is based on the charge pump capacity and output PWM frequency. For a quick calculation of FET driving capacity, use the following equations when drive and brake (slow decay) are the primary modes of operation:

$$Q_G < \frac{I_{VCP}}{f_{PWM}}$$

where

- f_{PWM} is the maximum desired PWM frequency to be applied to the DRV8701 inputs or the current chopping frequency, whichever is larger.
- I_{VCP} is the charge pump capacity, which depends on VM. (5)

The internal current chopping frequency is at most:

$$f_{\text{PWM}} < \frac{1}{t_{\text{OFF}} + t_{\text{BLANK}}} \approx 38 \text{ kHz}$$
 (6)

Example: If a system at VM = 7 V (I_{VCP} = 8 mA) uses a maximum PWM frequency of 40 kHz, then the DRV8701 will support Q_G < 200 nC FETs.

If the application will require a forced fast decay (or alternating between drive and reverse drive), the maximum FET driving capacity is given by:

$$Q_{G} < \frac{I_{VCP}}{2 \times f_{PWM}} \tag{7}$$

8.2.1.2.2 IDRIVE Configuration

Select IDRIVE based on the gate charge of the FETs. Configure this pin so that the FET gates are charged completely during t_{DRIVE} . If the designer chooses an IDRIVE that is too low for a given FET, then the FET may not turn on completely. TI suggests to adjust these values in-system with the required external FETs and motor to determine the best possible setting for any application.

For FETs with a known gate-to-drain charge (Q_{GD}) and desired rise time (RT), select IDRIVE based on:

$$IDRIVE > \frac{Q_{GD}}{RT}$$
(8)

Example: If the gate-to-drain charge is 2.3 nC, and the desired rise time is around 100 to 300 ns,

IDRIVE1 = 2.3 nC / 100 ns = 23 mA

IDRIVE2 = 2.3 nC / 300 ns = 7.7 mA

Select IDRIVE between 7.7 and 23 mA

Select IDRIVE as 12.5-mA source (25-mA sink)

Requires a 33-k Ω resistor from the IDRIVE pin to GND

8.2.1.2.3 Current Chopping Configuration

The chopping current is set based on the sense resistor value and the analog voltage at VREF. Calculate the current using Equation 9. The amplifier gain A_V is 20 V/V and V_{OFF} is typically 50 mV.

Example: If the desired chopping current is 3 A,

Set
$$R_{SENSE} = 50 \text{ m}\Omega$$

$$I_{CHOP} = \frac{VREF - V_{OFF}}{A_{V} \times R_{SENSE}}$$
(9)


VREF would have to be 3.05 V.

Create a resistor divider from AVDD (4.8 V) to set VREF ≈ 3 V

Set R2 = 3.3 k Ω ; set R1 = 2 k Ω .

TEXAS INSTRUMENTS

8.2.1.3 Application Curves





8.2.2 Alternate Application

In this example, the DRV8701 is powered from a supply that is boosted above VBAT. This allows the system to work at lower VBAT voltages, but requires the user to disable OCP monitoring.




Figure 40. DRV8701 on Boosted Supply

8.2.2.1 Design Requirements

Table 11 gives design input parameters for system design.

Design Parameter Reference **Example Value** 12 V nominal Battery voltage **VBAT** Minimum operation: 4.0 V VM = 7 V when VBAT < 7 V DRV8701 supply voltage VM VM = VBAT when VBAT ≥ 7 V FET total gate charge Q_{G} 42 nC 11 nC FET gate-to-drain charge Q_{GD} Motor current chopping level 3 A I_{CHOP}

Table 11. Design Parameters

8.2.3 Detailed Design Procedure

8.2.3.1 IDRIVE Configuration

Because the VM supply to the DRV8701 is different from the external H-bridge supply VBAT, the designer must disable the overcurrent monitor to prevent false overcurrent detection. The designer must place a $68-k\Omega$ resistor between the IDRIVE pin and AVDD.

IDRIVE is fixed at 25-mA source and 50-mA sink in this mode.

So, the rise time is 11 nC / 25 mA = 440 ns.



8.2.3.2 VM Boost Voltage

To determine an effective voltage to boost VM, first determine the minimum VBAT at which the system must operate. Select VM such that the gate driver clamps do not turn on during normal operation.

VM
$$< \frac{VBAT + 11.5 \text{ V}}{2}$$
 (10)

Example: If VBAT minimum is 4.0 V,

VM < 7.75 V

So VM = 7 V is selected to allow for adequate margin.

9 Power Supply Recommendations

The DRV8701 is designed to operate from an input voltage supply (VM) range between 5.9 and 45 V. A $0.1-\mu F$ ceramic capacitor rated for VM must be placed as close to the DRV8701 as possible. In addition, the designer must include a bulk capacitor with a valued of at least 10 μF on VM.

Bypassing the external H-bridge FETs requires additional bulk capacitance.

9.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power supply's capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- · The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The datasheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 41. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines

Bypass the VM pin to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.1 μ F rated for VM. Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

Bypass the VM pin to ground using a bulk capacitor rated for VM. This component may be an electrolytic. This capacitance must be at least 10 μ F. The bulk capacitor should be placed to minimize the distance of the high-current path through the external FETs. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Place a low-ESR ceramic capacitor in between the CPL and CPH pins. The value for this component is 0.1 μ F rated for VM. Place this component as close to the pins as possible.

Place a low-ESR ceramic capacitor in between the VM and VCP pins. The value for this component is 1 μ F rated for 16 V. Place this component as close to the pins as possible.

Bypass AVDD and DVDD to ground with ceramic capacitors rated at 6.3 V. Place these bypassing capacitors as close to the pins as possible.

If desired, align the external NMOS FETs as shown in Figure 42 to facilitate layout. Route the SH2 and SH1 nets to the motor.

Use separate traces to connect the SP and SN pins to the R_{SENSE} terminals.

10.2 Layout Example




Figure 42. Layout Recommendation



11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

- 《PowerPAD™ 耐热增强型封装》(, SLMA002
- 《PowerPAD™ 速成》, SLMA004
- 《电流再循环和衰减模式》, SLVA321

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 2-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DRV8701ERGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8701E
DRV8701ERGET	Obsolete	Production	VQFN (RGE) 24	-	-	Call TI	Call TI	-40 to 125	8701E
DRV8701PRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8701P
DRV8701PRGET	Obsolete	Production	VQFN (RGE) 24	-	-	Call TI	Call TI	-40 to 125	8701P

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8701ERGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8701PRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 21-Mar-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8701ERGER	VQFN	RGE	24	3000	346.0	346.0	33.0
DRV8701PRGER	VQFN	RGE	24	3000	346.0	346.0	33.0

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司