











TPS7A39
ZHCSGP0A – JULY 2017–REVISED SEPTEMBER 2017

# TPS7A39 双路、150mA、宽输入电压正负 LDO 稳压器

# 1 特性

- 正负 LDO 包含在一个封装中
- 宽输入电压范围: ±3.3V 至 ±33V
- 宽输出电压范围:
  - 正压范围: 1.2V 至 30V
  - 负压范围: -30V 至 0V
- 输出电流: 每通道 150mA
- 单调启动跟踪
- 高电源抑制比 (PSRR):
  - 69dB (120Hz)
  - ≥ 50dB (10Hz 至 2MHz)
- 输出电压噪声: 21µV<sub>RMS</sub> (10Hz-100kHz)
- 缓冲 1.2V 基准电压输出
- 与 10uF 或更大的输出电容器一起工作时保持稳定
- 单个正逻辑使能引脚
- 可调软启动浪涌控制
- 3mm × 3mm 10 引脚 WSON 封装
- 低热阻: R<sub>θ,IA</sub> = 44.4°C/W
- 工作温度范围: -40 至 +125℃

#### 2 应用

- 用于运算放大器、ADC、DAC 和其他高精度模拟 电路的电源轨
- 后级直流/直流调节和滤波
- 模拟 I/O 模块
- 测试和测量
- Rx、Tx 和 PA 电路
- 工业仪表
- 医疗成像

# 3 说明

TPS7A39 器件是双路、单片、高 PSRR、正负极低压降 (LDO) 稳压器,支持高达 150mA 的拉电流(和灌电流)。该器件的稳压输出可在外部独立调节为对称或不对称电压,因此是进行信号调节的理想型双路双极性电源。

TPS7A39 的正负两种输出在启动期间相互进行比例跟踪,从而缓解双轨系统中常见的浮动状况和其他电源定序问题。负输出可调节至最高 0V,从而扩大单电源放大器的共模范围。TPS7A39 还 具有 高 PSRR,因此消除了可能影响信号完整性的电源噪声,例如开关噪声

两个稳压器采用与标准数字逻辑对接的单个正逻辑使能引脚即可进行控制。可通过电容器编程的软启动功能将控制浪涌电流和启动时间。TPS7A39的内部基准电压可用外部基准电压覆盖,从而实现精密输出、获得输出电压裕量或跟踪其他电源。此外,TPS7A39具有缓冲基准输出,此输出可用作系统中其他组件的电压基准。


这些 特性 使得 TPS7A39 成为一种为运算放大器、数 模转换器 (DAC) 以及其他精密模拟电路供电的强大而 简化的解决方案。

## 器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TPS7A39	WSON (10)	3.00mm x 3.00mm

(1) 要了解所有可用封装,请参阅数据表末尾的可订购产品附录。

## 为信号链供电



## 单调启动跟踪




A



		長目	<u>1</u> .		
1 2 3 4 5 6	说明	1 2 3 4 4 5 5 6 7 9 19 19 19 19	9 10 11	Application and Implementation 8.1 Application Information	25 34 39 39 40 40 41 41 41 41 41 41
1	修订历史记录				
ha	nges from Original (July 2017) to Revision A				Page



# 5 Pin Configuration and Functions



## **Pin Functions**

PIN		1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	INP	I	Positive input. A $10-\mu F^{(1)}$ or larger capacitor must be tied from this pin to ground to ensure stability. Place the input capacitor as close to the input as possible; see the <i>Capacitor Recommendations</i> section for more information.
2	EN	ı	Enable pin. Driving this pin to logic high $(V_{EN} \ge V_{IH(EN)})$ enables the device; driving this pin to logic low $(V_{EN} \le V_{IL(EN)})$ disables the device. If enable functionality is not required, this pin must be connected to INP; see the <i>Application and Implementation</i> section for more detail. The enable voltage cannot exceed the input voltage $(V_{EN} \le V_{INP})$ .
3	NR/SS	_	Noise-reduction, soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and enables soft-start and start-up tracking. A 10-nF or larger capacitor (C <sub>NR/SS</sub> ) is recommended to be connected from NR/SS to GND to maximize or optimize ac performance and to ensure start-up tracking. This pin can also be driven externally to provide greater output voltage accuracy and lower noise, see the <i>User-Settable Buffered Reference</i> section for more information.
4	GND	_	Ground pin. This pin must be connected to ground and the thermal pad with a low-impedance connection.
5	INN	I	Negative input. A 10- $\mu$ F <sup>(1)</sup> or larger capacitor must be tied from this pin to ground to ensure stability. Place the input capacitor as close to the input as possible; see the <i>Capacitor Recommendations</i> section for more information.
6	OUTN	0	Negative output. A $10-\mu F^{(1)}$ or larger capacitor must be tied from this pin to ground to ensure stability. Place the output capacitor as close to the output as possible; see the <i>Capacitor Recommendations</i> section for more information.
7	FBN	I	Negative output feedback pin. This pin is used to set the negative output voltage. Although not required, a 10-nF feed-forward capacitor from FBN to OUTN (as close to the device as possible) is recommended to maximize ac performance. Nominally this pin is regulated to V <sub>FBN</sub> . Do not connect to ground.
8	BUF	0	Buffered reference output. This pin is connected to FBN through $R_2$ and the voltage at this node is inverted and scaled up by the negative feedback network to provide the desired output voltage. The buffered reference can be used to drive external circuits, and has a 1-mA maximum load.
9	FBP	I	Positive output feedback pin. This pin is used to set the positive output voltage. Although not required, a 10-nF feed-forward capacitor from FBP to OUTP (as close to the device as possible) is recommended to maximize ac performance. Nominally this pin is regulated to V <sub>FBP</sub> . Do not connect this pin directly to ground.
10	OUTP	0	Positive output. A $10-\mu F^{(1)}$ or larger capacitor must be tied from this pin to ground to ensure stability. Place the output capacitor as close to the output as possible; see the <i>Capacitor Recommendations</i> section for more information.
Pad	Thermal Pad	_	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

<sup>(1)</sup> The nominal input and output capacitance must be greater than 2.2 μF; throughout this document the nominal derating on these capacitors is 80%. Take care to ensure that the effective capacitance at the pin is greater than 2.2 μF.



# **Specifications**

## 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1) (2)

7 37	,	MIN	MAX	UNIT
	INP	-0.3	36	
	INN	-36	0.3	
	OUTP	-0.3	$V_{INP} + 0.3^{(3)}$	
	OUTN	V <sub>INN</sub> - 0.3 <sup>(4)</sup>	0.3	
Voltage	FBP	-0.3	V <sub>INP</sub> + 0.3 <sup>(5)</sup>	V
	BUF	-1	$V_{INP} + 0.3^{(5)}$	
	NR/SS	-0.3	$V_{INP} + 0.3^{(6)}$	
	FBN	$V_{INN} - 0.3^{(7)}$	0.3	
	EN	-0.3	$V_{INP} + 0.3^{(8)}$	
Current	Output current	Internally limited		
	Buffer current		2	mA
Tomporatura	Operating junction temperature, T <sub>J</sub>	-55	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltages with respect to the ground pin, unless otherwise noted.

- The absolute maximum rating is  $V_{\text{INP}} + 0.3 \text{ V}$  or 33 V, whichever is smaller. The absolute maximum rating is  $V_{\text{INP}} + 0.3 \text{ V}$  or -33 V, whichever is greater. The absolute maximum rating is  $V_{\text{INP}} + 0.3 \text{ V}$  or 3 V, whichever is smaller. The absolute maximum rating is  $V_{\text{INP}} + 0.3 \text{ V}$  or 2 V, whichever is smaller. The absolute maximum rating is  $V_{\text{INP}} + 0.3 \text{ V}$  or 2 V, whichever is smaller.
- The absolute maximum rating is  $V_{INN}$  0.3 V or –3 V, whichever is greater. The absolute maximum rating is  $V_{INP}$  + 0.3 V or 36 V, whichever is smaller.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub> Elec	Clastrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\/
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>INx</sub>	Supply voltage magnitude for either regulator	3.3		33	V
V <sub>EN</sub>	Enable supply voltage	0		$V_{INP}$	V
V <sub>OUTP</sub>	Positive regulated output voltage range	$V_{FBP}$		30	V
V <sub>OUTN</sub>	Negative regulated output voltage range	-30		$V_{FBN}$	V
I <sub>OUTx</sub>	Output current for either regulator	0.005 <sup>(1)</sup>		150	mA
I <sub>BUF</sub>	Output current from the BUF pin	0	120	1000	μΑ
C <sub>INx</sub>	Input capacitor for either regulator	4.7	10 <sup>(2)</sup>		μF
C <sub>OUTx</sub>	Output capacitor for either regulator	4.7	10 <sup>(2)</sup>		μF
C <sub>NR/SS</sub>	Noise-reduction and soft-start capacitor	0(3)	10	1000	nF
$C_{FFP}$	Positive channel feed-forward capacitor; connect from V <sub>OUTP</sub> to FBP	0	10	100	nF
C <sub>FFN</sub>	Negative channel feed-forward capacitor; connect from V <sub>OUTN</sub> to FBN	0	10	100	nF
R <sub>2P</sub>	Lower positive feedback resistor		10	240	$k\Omega$
R <sub>2N</sub>	Lower negative feedback resistor (from FBN to BUF)		10	240	kΩ
T <sub>J</sub>	Operating junction temperature	-40		125	°C

<sup>(1)</sup> Minimum load required when feedback resistors are not used. If feedback resistors are used, keeping R<sub>2x</sub> below 240 kΩ satisfies this requirement.

# 6.4 Thermal Information

		TPS7A39		
	THERMAL METRIC <sup>(1)</sup>	DSC (WSON)	UNIT	
		10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	33.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	19.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	19.5	°C/W	
R <sub>0</sub> JC(bot)	Junction-to-case(bottom) thermal resistance	2.9	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The nominal input and output capacitor value of 10-μF accounts for the derating factors that apply to X5R and X7R ceramic capacitors. The assumed overall derating is 80%.

<sup>(3)</sup> For startup tracking to function correctly a minimum 4.7-nF C<sub>NR/SS</sub> capacitor must be used.



#### 6.5 Electrical Characteristics

at  $T_J = -40^{\circ}\text{C}$  to +125°C,  $V_{INP(nom)} = V_{OUTP(nom)} + 1$  V or  $V_{IN(nom)} = 3.3$  V (whichever is greater),  $V_{INN(nom)} = V_{OUTN(nom)} - 1$  V or  $V_{INN(nom)} = -3.3$  V (whichever is less),  $V_{EN} = V_{INP}$ ,  $I_{OUT} = 1$  mA,  $I_{INX} = 2.2$   $I_{INY} =$ 10 k $\Omega$ , and FBP tied to OUTP (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>INP</sub>	Input voltage range, posit	ive channel		3.3		33	V	
V <sub>INN</sub>	Input voltage range, nega	tive channel		-33		-3.3	V	
V <sub>UVLOP(rising)</sub>	Undervoltage lockout thre positive channel	eshold,	$V_{INP}$ rising, $V_{INN} = -3.3 \text{ V}$	1.4		3.1	٧	
V <sub>UVLOP(hys)</sub>	Undervoltage lockout thre channel hysteresis	eshold, positive	$V_{INP}$ falling, $V_{INN} = -3.3 \text{ V}$	·	120		mV	
V <sub>UVLON(falling)</sub>	Undervoltage lockout thre negative channel	eshold,	V <sub>INN</sub> falling, V <sub>INP</sub> = 3.3 V	-3.1		-1.4	V	
V <sub>UVLON(hys)</sub>	Undervoltage lockout threshold, negative channel, hysteresis		V <sub>INN</sub> rising, V <sub>INP</sub> = 3.3 V	·	70		mV	
V <sub>NR/SS</sub>	Internal reference voltage	1		1.172	1.19	1.208	V	
$V_{FBP}$	Positive feedback voltage			1.170	1.188	1.206	V	
$V_{FBN}$	Negative feedback voltag	e		-10	3.7	10	mV	
	(4)	Positive channel		V <sub>FBP</sub>		30		
	Output voltage range <sup>(1)</sup>	Negative channel		-30		V <sub>FBN</sub> <sup>(2)</sup>	V	
	V <sub>OUTP</sub> accuracy	3	$V_{\text{INP(nom)}} \le V_{\text{INP}} \le 33 \text{ V}, 1 \text{ mA} \le I_{\text{OUTP}} \le 150 \text{ mA}, \\ 1.2 \text{ V} \le V_{\text{OUTP(nom)}} \le 30 \text{ V}$	-1.5		1.5	%V <sub>OUT</sub>	
V <sub>OUT</sub>	V <sub>OUTN</sub> accuracy <sup>(3)</sup>		$-33 \text{ V} \le \text{V}_{\text{INN}} \le \text{V}_{\text{INN(nom)}}, -150 \text{ mA} \le \text{I}_{\text{OUTN}} \le -1 \text{ mA}, -30 \text{ V} \le \text{V}_{\text{OUTN(nom)}} \le -1.2 \text{ V}$	-3		3	%V <sub>OUT</sub>	
	Negative V <sub>OUT</sub> channel accuracy		$ \begin{array}{l} -33~V \leq V_{INN} \leq V_{INN(nom)}~,~-150~mA \leq I_{OUTN} \leq \\ 1~mA,~-1.2~V < V_{OUTN(nom)} < 0~V \end{array} $	-36		36	mV	
			$-33~V \le V_{INN} \le V_{INN(nom)}$ , $-150~mA \le I_{OUTN} \le 1~mA$ , $V_{OUTN(nom)} = 0~V$	-12		12		
$\Delta V_{OUT}(\Delta V_{IN})$ /	Line regulation, positive channel		$V_{INP(nom)} \le V_{INP} \le 33 \text{ V}$		0.035		0/\/	
$V_{OUT(NOM)}$	Line regulation, negative	channel	$-33 \text{ V} \le \text{V}_{\text{INN}} \le \text{V}_{\text{OUT(nom)}} + 1 \text{ V}$		0.125		%V <sub>OUT</sub>	
$\Delta V_{OUT}(\Delta I_{OUT})$ /	Load regulation, positive channel		1 mA ≤ I <sub>OUTP</sub> ≤ 150 mA		-0.09		0/1/	
V <sub>OUT(NOM)</sub>	Load regulation, negative	channel	-150 mA ≤ I <sub>OUTN</sub> ≤ -1 mA		0.715		%V <sub>OUT</sub>	
	Dropout voltage	Positive channel	$I_{OUTP} = 50 \text{ mA}, 3.3 \text{ V} \le V_{INP(nom)} \le 33.0 \text{ V},$ $V_{FBP} = 1.070 \text{ V}$		175	300		
$V_{DO}$			1 oslave orialine	$I_{OUTP} = 150 \text{ mA}, 3.3 \text{ V} \le V_{INP(nom)} \le 33.0 \text{ V},$ $V_{FBP} = 1.070 \text{ V}$		300	500	mV
v DO		Negative channel	$I_{OUTN} = -50 \text{ mA}, -3.3 \text{ V} \le V_{INN(nom)} \le -33.0 \text{ V},$ $V_{FBN} = 0.0695 \text{ V}$	-250	-145		IIIV	
		Negative channel	$I_{OUTN} = -150 \text{ mA}, -3.3 \text{ V} \le V_{INN(nom)} \le -33.0 \text{ V},$ $V_{FBN} = 0.0695 \text{ V}$	-400	-275			
V <sub>BUF</sub>	Buffered reference output	voltage			V <sub>NR/SS</sub>		٧	
V <sub>BUF</sub> /I <sub>BUF</sub>	Buffered reference load re	egulation	I <sub>BUF</sub> = 100 μA to 1 mA		1		mV/mA	
V <sub>BUF</sub> – V <sub>NR/SS</sub>	Output buffer offset voltage	 је	V <sub>NR/SS</sub> = 0.25 V to 1.2 V	-4	3	8	mV	
V <sub>OUTP</sub> -V <sub>OUTN</sub>	DC output voltage different REF voltage	nce with a forced	V <sub>NR/SS</sub> = 0.25 V to 1.2 V	-10		10	%V <sub>NR/S</sub>	
	Current limit	Positive channel	V <sub>OUTP</sub> = 90% V <sub>OUTP(nom)</sub>	200	330	500	p= 1	
I <sub>LIM</sub>	Current limit	Negative channel	V <sub>OUTN</sub> = 90% V <sub>OUTN(nom)</sub>	-500	-300	-200	mA	
		Desitive shares	$I_{OUTP} = 0$ mA, $R_{2N} = open$ , $V_{INP} = 33$ V	·	75	150		
		Positive channel	I <sub>OUTP</sub> = 150 mA, R <sub>2N</sub> = open, V <sub>INP</sub> = 33 V		904		1	
I <sub>SUPPLY</sub>	Supply current	Negative channel	$I_{OUTN} = 0$ mA, $V_{OUTN(nom)} = 0$ V, $R_{2N} = open$ , $V_{INN} = -33$ V	-150	-60		μΑ	
			$I_{OUTN}$ = 150 mA, $R_{2N}$ = open, $V_{INN}$ = -33 V		-1053			
1	Chutdown amaly are	Positive channel	V <sub>EN</sub> = 0.4 V, V <sub>INP</sub> = 33 V	-400 -275  V <sub>NR/SS</sub> 1 -4 3  -10 1  200 330 50  -500 -300 -20  75 15  904  -150 -60  -1053	6.5	,		
I <sub>SHDN</sub>	Shutdown supply current	Negative channel	V <sub>EN</sub> = 0.4 V, V <sub>INN</sub> = -33 V	-4.5	-2.25		μΑ	
		i contract of the contract of	t l					

To ensure  $V_{OUT}$  does not drift up while the device is disabled, a minimum load current of 5  $\mu$ A is required.  $V_{OUT(target)} = 0$  V,  $R_{1N} = 10$  k $\Omega$ ,  $R_{2N} =$  open. The device is not tested under conditions where the power dissipated across the device,  $P_D$ , exceeds 2 W.



## **Electrical Characteristics (continued)**

at T<sub>J</sub> =  $-40^{\circ}$ C to  $+125^{\circ}$ C, V<sub>INP(nom)</sub> = V<sub>OUTP(nom)</sub> + 1 V or V<sub>IN(nom)</sub> = 3.3 V (whichever is greater), V<sub>INN(nom)</sub> = V<sub>OUTN(nom)</sub> - 1 V or V<sub>INN(nom)</sub> = -3.3 V (whichever is less), V<sub>EN</sub> = V<sub>INP</sub>, I<sub>OUT</sub> = 1 mA, C<sub>INx</sub> = 2.2  $\mu$ F, C<sub>OUTx</sub> = 10  $\mu$ F, C<sub>FFx</sub> = C<sub>NR/SS</sub> = open, R<sub>1N</sub> = R<sub>2N</sub> = 10 k $\Omega$ , and FBP tied to OUTP (unless otherwise noted); typical values are at T<sub>J</sub> =  $25^{\circ}$ C


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Feedback pin leakage	Positive channel			5.5	100	^	
I <sub>FBx</sub>	current	Negative channel		-100	-9.7		nA	
I <sub>NR/SS</sub>	Soft-start charging curre	nt	V <sub>NR/SS</sub> = 0.9 V	3	5.1	6.7	μA	
I <sub>EN</sub>	Enable pin leakage curre	ent	V <sub>EN</sub> = V <sub>INP</sub> = 33 V		0.02	1	μA	
V <sub>IH(EN)</sub>	Enable high-level voltage	e		2.2		$V_{INP}$	V	
V <sub>IL(EN)</sub>	Enable low-level voltage			0		0.4	V	
PSRR	Power-supply rejection r	atio	$ V_{IN}  = 6 \text{ V},  V_{OUT(nom)}  = 5 \text{ V}, C_{OUT} = 10 \mu\text{F}, \\ C_{NR/SS} = C_{FF} = 10 \text{ nF}, f = 120 \text{ Hz}$		69		dB	
		Positive channel $V_{INP} = 3.3$ $C_{NR/SS} = $	$\begin{array}{c} V_{INP}=3.3~V,~V_{OUTP(nom)}=V_{NR/SS},~C_{OUTP}=10~\mu F,\\ C_{NR/SS}=10~nF,~BW=10~Hz~to~100~kHz \end{array}$		20.63			
V <sub>n</sub>		r ositive chariner	$\begin{split} V_{\text{INP}} = 6 \text{ V}, \ V_{\text{OUTP(nom)}} = 5 \text{ V}, \ C_{\text{OUTP}} = 10 \ \mu\text{F}, \\ C_{\text{NR/SS}} = C_{\text{FF}} = 10 \ \text{nF}, \ \text{BW} = 10 \ \text{Hz} \ \text{to} \ 100 \ \text{kHz} \end{split}$		26.86		/	
V <sub>n</sub>	Output noise voltage	Negative shappel	$\begin{aligned} V_{\text{INN}} = -3 \text{ V, } V_{\text{OUTN(nom)}} = -V_{\text{NR/SS}}, C_{\text{OUTP}} = 10  \mu\text{F,} \\ C_{\text{NR/SS}} = 10 \text{ nF, BW} = 10 \text{ Hz to } 100 \text{ kHz} \end{aligned}$		22.13		μV <sub>RMS</sub>	
	Ne	Negative channel	$\begin{aligned} V_{\text{INN}} &= -6 \text{ V, } V_{\text{OUTN(nom)}} = -5 \text{ V, } C_{\text{OUTP}} = 10 \mu\text{F,} \\ C_{\text{NR/SS}} &= C_{\text{FF}} = 10 \text{ nF, BW} = 10 \text{ Hz to } 100 \text{ kHz} \end{aligned}$		28.68			
R <sub>NR/SS</sub>	Filter resistor from band	gap to NR pin			350		kΩ	
_	Thermal chutdeur temp	a ratura	Shutdown, temperature increasing		175		°C	
T <sub>sd</sub>	Thermal shutdown temp	erature	Reset, temperature decreasing		160		°C	

# 6.6 Startup Characteristics

at  $T_J = -40^{\circ}\text{C}$  to +125°C,  $V_{INP(nom)} = V_{OUTP(nom)} + 1$  V or  $V_{IN(nom)} = 3.3$  V (whichever is greater),  $V_{INN(nom)} = V_{OUTN(nom)} - 1$  V or  $V_{INN(nom)} = -3.3$  V (whichever is less),  $V_{EN} = V_{INP}$ ,  $I_{OUT} = 1$  mA,  $C_{INx} = 2.2$   $\mu\text{F}$ ,  $C_{OUTx} = 10$   $\mu\text{F}$ ,  $C_{FFx} = C_{NR/SS} = 4.7$ nF,  $R_{1N} = R_{2N} = 10$  k $\Omega$ , and FBP tied to OUTP (unless otherwise noted); typical values are at  $T_J = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>EN(delay)</sub>	Delay time from EN low-to-high transition to 2.5% $\ensuremath{\text{V}_{\text{OUTP}}}$	From EN low-to-high transition to $V_{OUTP} = 2.5\% \times V_{OUTP(nom)}$		300		μs
t <sub>start-up</sub>	Delay time from EN low-to-high transition to both outputs reaching 95% of final value	From EN low-to-high transition to $V_{OUTP} = V_{OUTP(nom)} \times 95\%$ and $V_{OUTN} = V_{OUTN(nom)} \times 95\%$		1.1		ms
t <sub>Pstart-Nstart</sub>	Delay time from V <sub>OUTP</sub> leaving a high-impedance state to V <sub>OUTN</sub> leaving a high-impedance state	From $V_{OUTP} = V_{OUTP(nom)} \times 2.5\%$ to $V_{OUTN} = V_{OUTN(nom)} \times 2.5\%$	-40	-17	40	μs
$\Delta  V_{OUTP} - V_{OUTN} $	Voltage difference between the positive and negative output	During t <sub>Pstart-Nstart</sub>		75	300	mV






NOTE: Slow ramps  $(t_{rise(VINx)} > 10 \text{ ms typically})$  on  $V_{INx}$  with EN tied to  $V_{INP}$  does not meet the tracking specification. Use a resistor divider from  $V_{INP}$  to EN for these applications.

图 1. Start-Up Characteristics



# 6.7 Typical Characteristics

at  $T_J = 25^{\circ}C$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0$  V or  $V_{IN} = 3.3$  V (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1$  V or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 10$ - $\mu$ F ceramic,  $C_{OUT} = 10$ - $\mu$ F ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10$  nF (unless otherwise noted)





at  $T_J = 25^{\circ}\text{C}$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0 \text{ V}$  or  $V_{IN} = 3.3 \text{ V}$  (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1 \text{ V}$  or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 10 \text{-}\mu\text{F}$  ceramic,  $C_{OUT} = 10 \text{-}\mu\text{F}$  ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10 \text{ nF}$  (unless otherwise noted)





图 12. Crosstalk Positive to Negative

图 13. Crosstalk Negative to Positive




at  $T_J = 25^{\circ}C$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0$  V or  $V_{IN} = 3.3$  V (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1$  V or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 10$ - $\mu$ F ceramic,  $C_{OUT} = 10$ - $\mu$ F ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10$  nF (unless otherwise noted)






at  $T_J = 25^{\circ}\text{C}$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0 \text{ V}$  or  $V_{IN} = 3.3 \text{ V}$  (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1 \text{ V}$  or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 10 \text{-}\mu\text{F}$  ceramic,  $C_{OUT} = 10 \text{-}\mu\text{F}$  ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10 \text{ nF}$  (unless otherwise noted)






at  $T_J = 25^{\circ}\text{C}$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0 \text{ V}$  or  $V_{IN} = 3.3 \text{ V}$  (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1 \text{ V}$  or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 10 \text{-} \mu\text{F}$  ceramic,  $C_{OUT} = 10 \text{-} \mu\text{F}$  ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10 \text{ nF}$  (unless otherwise noted)






at  $T_J = 25^{\circ}C$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0$  V or  $V_{IN} = 3.3$  V (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1$  V or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 10$ - $\mu$ F ceramic,  $C_{OUT} = 10$ - $\mu$ F ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10$  nF (unless otherwise noted)






at  $T_J = 25^{\circ}C$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0$  V or  $V_{IN} = 3.3$  V (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1$  V or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 10$ - $\mu$ F ceramic,  $C_{OUT} = 10$ - $\mu$ F ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10$  nF (unless otherwise noted)






at  $T_J = 25^{\circ}\text{C}$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0 \text{ V}$  or  $V_{IN} = 3.3 \text{ V}$  (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1 \text{ V}$  or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 10 \text{-}\mu\text{F}$  ceramic,  $C_{OUT} = 10 \text{-}\mu\text{F}$  ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10 \text{ nF}$  (unless otherwise noted)






at  $T_J = 25^{\circ}\text{C}$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0 \text{ V}$  or  $V_{IN} = 3.3 \text{ V}$  (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1 \text{ V}$  or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 10 \text{-}\mu\text{F}$  ceramic,  $C_{OUT} = 10 \text{-}\mu\text{F}$  ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10 \text{ nF}$  (unless otherwise noted)





at  $T_J = 25^{\circ}C$ ,  $V_{INP} = V_{OUTP(nom)} + 1.0$  V or  $V_{IN} = 3.3$  V (whichever is greater),  $V_{INN} = V_{OUTN(nom)} - 1$  V or -3.3 V (whichever is less),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 10$ - $\mu$ F ceramic,  $C_{OUT} = 10$ - $\mu$ F ceramic, and  $C_{FFP} = C_{FFN} = C_{NR/SS} = 10$  nF (unless otherwise noted)





# 7 Detailed Description

#### 7.1 Overview

The TPS7A39 is an innovative linear regulator (LDO) targeted at powering the signal chain, capable of up to ±33 V on the inputs and regulating up to ±30 V on the outputs at up to 150 mA of load current. The device uses an LDO topology that, by design, delivers ratiometric start-up tracking in most applications. The TPS7A39 has several other features, as listed in 表 1, that simplify using the device in a variety of applications.


注

Throughout this document, x is used to designate that the condition or component applies to both the positive and negative regulators (for example,  $C_{FFx}$  means  $C_{FFP}$  and  $C_{FFN}$ ).

#### 表 1. TPS7A39 Features

VOLTAGE REGULATION	SYSTEM START-UP	INTERNAL PROTECTION
Reference input/output	Ratiometric start-up tracking	Current limit
High-PSRR output	Programmable soft-start	Thormal abutdown
Fast transient response	Sequencing controls	Thermal shutdown

# 7.2 Functional Block Diagram





## 7.3 Feature Description

#### 7.3.1 Voltage Regulation

## 7.3.1.1 DC Regulation

An LDO functions as a buffered op-amp in which the input signal is the internal reference voltage ( $V_{NR/SS}$ ), as shown in  $\boxtimes$  59, and in normal regulation  $V_{FBP} = V_{NR/SS}$ . Sharing a single reference ensures that both channels track each other during start-up.

V<sub>NR/SS</sub> is designed to have a very low-bandwidth at the input to the error amplifier through the use of a low-pass filter. As such, the reference can be considered as a pure dc input signal.

As  $\boxtimes$  60 shows, the negative LDO on the device regulates with a  $V_{FBN} = 0$  V and inverts the positive reference  $(V_{BUF})$ . This topology allows the negative regulator to regulate down to 0 V.




图 59. Simplified Positive Regulation Circuit




图 60. Simplified Negative Regulation Circuit

#### 7.3.1.2 AC and Transient Response

Each LDO responds quickly to a transient on the input supply (line transient) or the output current (load transient). This LDO has a high power-supply rejection ratio (PSRR) and, when coupled with a low internal noise-floor (V<sub>n</sub>), the LDO approximates an ideal power supply in ac and large-signal conditions.

The performance and internal layout of the device minimizes the coupling of noise from one channel to the other channel (crosstalk). Good printed circuit board (PCB) layout minimizes the crosstalk.

The noise-reduction and soft-start capacitor ( $C_{NR/SS}$ ) and feed-forward capacitor ( $C_{FFx}$ ) easily reduce the device noise floor and improve PSRR; see the *Optimizing Noise and PSRR* section for more information on optimizing the noise and PSRR performance.




# Feature Description (接下页)

#### 7.3.2 User-Settable Buffered Reference

As  $\boxtimes$  61 shows, the device internally generated band-gap voltage outputs at the NR/SS pin. An internal resistor (R<sub>NR</sub>) and an external capacitor (C<sub>NR/SS</sub>) control the rise time of the voltage at the V<sub>NR/SS</sub> pin, setting the soft-start time. This network also filters out noise from the band gap, reducing the overall noise floor of the device.

Driving the NR/SS pin with an external source can improve the device accuracy and can reduce the device noise floor, along with enabling the device to regulate the positive channel to voltages below the device internal reference.



Note: \* Denotes external components

NOTE: \* denotes external components.

图 61. Simplified Reference Circuit

#### 7.3.3 Active Discharge

When either EN or UVLOx are low, the device connects a resistance from  $V_{OUTx}$  to GND, discharging the output capacitance. The active discharge circuit requires  $|V_{OUTx}| \ge 0.6 \text{ V}$  (typ) to discharge the output because the NPN pulldown has a minimum  $V_{CF}$  requirement.

Do not rely on the active discharge circuit for discharging large output capacitors when the input voltage drops below the targeted output voltage. The TPS7A39 is a bipolar device, and as such, reverse voltage conditions  $(|V_{OUTx}| \ge |V_{INX}| + 0.3 \text{ V})$  can breakdown the emitter to base diode and also cause a breakdown of the parasitic bipolar formed in the substrate; see the *Reverse Current* section for more details.

When either EN or UVLOx are low, the device outputs a small amount of leakage current. The leakage current is typically handled by the maximum  $R_{2x}$  resistor value of 240 k $\Omega$ . However, if the device is placed in unity gain (no  $R_{2x}$  resistor) this leakage current causes the output to slowly rise until the discharge circuit (as shown in 862) has enough headroom to clamp the output voltage (typically  $\pm 0.6$  V).




图 62. Simplified Active Discharge Circuit

## 7.3.4 System Start-Up Controls

In many different applications, the power-supply output must turn-on within a specific window of time because of sequencing requirements, ensuring proper operation of the load, or to minimize the loading on the input supply.

Both LDOs start-up are well-controlled and user-adjustable through the  $C_{NR/SS}$  capacitor, solving the demanding requirements faced by many power-supply design engineers in a simple fashion. For start-up tracking to work correctly, a minimum 4.7-nF  $C_{NR/SS}$  capacitor is required. For more information on startup tracking, see the *Noise-Reduction and Soft-Start Capacitor* ( $C_{NR/SS}$ ) section.



# Feature Description (接下页)

#### 7.3.4.1 Start-Up Tracking

图 63 shows how both regulators use a common reference, which enables start-up tracking. Using the same reference voltage for both the positive and negative regulators ensures that the regulators start-up together in a controlled fashion; see 图 24 and 图 25.

Ramps on  $V_{INx}$  with EN =  $V_{INP}$  that are slower than the soft-start time do not have start-up tracking. If ramps slower than the soft-start time are used then enable should be used to start the device to ensure start-up tracking. A small mismatch between the positive and negative internal enable thresholds means that one channel turns on at a slightly lower input voltage than the other channel. This mismatch is typically not a problem in most applications and is easily solved by controlling the start-up with enable. The external signal can come from the input power supply power-good indicator, a voltage supervisor output such as the TPS3701, or from another source.




图 63. Simplified Regulation Circuit

# 7.3.4.2 Sequencing

图 64 and 表 2 describe how the turn-on and turn-off times of both LDOs (respectively) is controlled by setting the enable circuit (EN) and undervoltage lockout circuit (UVLOP and UVLON).




图 64. Simplified Turn-On Control

# 表 2. Sequencing Functionality Table

POSITIVE INPUT VOLTAGE (V <sub>INP</sub> )	NEGATIVE INPUT VOLTAGE (V <sub>INN</sub> )	ENABLE STATUS	LDO STATUS	ACTIVE DISCHARGE
V SV	V	EN = 1	On	Off
V <sub>INP</sub> ≥ V <sub>UVLOP</sub>	V <sub>INN</sub> ≤ V <sub>UVLON</sub>	EN = 0	Off	On <sup>(1)</sup>
V <sub>INP</sub> ≥ V <sub>UVLOP</sub>	V <sub>INN</sub> > V <sub>UVLON</sub>	EN = don't care	Off	On <sup>(1)</sup>
$V_{INP} < V_{UVLOP}$	V <sub>INN</sub> ≤ V <sub>UVLON</sub>	EN = don't care	Off	On <sup>(1)</sup>
$V_{INP} < V_{UVLOP} - V_{HYSP}$	$V_{INN} > V_{UVLON} - V_{HYSN}$	EN = don't care	Off	On <sup>(1)</sup>

<sup>(1)</sup> The active discharge remains on as long as  $V_{INx}$  and  $V_{OUTx}$  provide enough headroom for the discharge circuit to function.



#### 7.3.4.2.1 Enable (EN)

The enable signal  $(V_{EN})$  is an active-high digital control that enables the LDO when the enable voltage is past the rising threshold  $(V_{EN} \ge V_{IH(EN)})$  and disables the LDO when the enable voltage is below the falling threshold  $(V_{EN} \le V_{IL(EN)})$ . The exact enable threshold is between  $V_{IH(EN)}$  and  $V_{IL(EN)}$  because EN is a digital control. In applications that do not use the enable control, connect EN to  $V_{INP}$ .

A slow  $V_{INx}$  ramp directly connecting EN to  $V_{INP}$  can cause the start-up tracking to move out of specification. Under slow ramp conditions, use a resistor divider from  $V_{INP}$  to ensure start-up tracking.

#### 7.3.4.2.2 Undervoltage Lockout (UVLO) Control

The UVLO circuit responds quickly to glitches on the input supplies and attempts to disable the output of the device if either of these rails collapse.

As a result of the fast response time of the input supply UVLO circuit, fast and short line transients well below the input supply UVLO falling threshold (brownouts) can cause momentary glitches during the edges of the transient. These glitches are typical in most LDOs. The local input capacitance prevents severe brown-outs in most applications; see the *Undervoltage Lockout (UVLOx) Control* section for more details. Fast line transients can cause the outputs to momentarily shut off, and can be mitigated through using the recommended 10-µF input capacitor. If this becomes a problem in the system, increasing the input capacitance prevents these glitches from occurring.



#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as |V<sub>INx(min)</sub>|
- · The input voltage is greater than the nominal output voltage added to the dropout voltage
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold
- · The output current is less than the current limit
- The device junction temperature is less than T<sub>SD</sub>

## 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device (as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold
- The device junction temperature is greater than the thermal shutdown temperature

表 3 shows the conditions that lead to the different modes of operation.

## 表 3. Device Functional Mode Comparison

OPERATING MODE	PARAMETER					
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	TJ		
Normal mode	$ V_{INx}  >  V_{OUT(nom)}  +  V_{DOx} $ and $ V_{INx}  >  V_{INx(min)} $	$V_{EN} > V_{IH}$	$ I_{OUTx}  <  I_{LIMx} $	T <sub>J</sub> < 125°C		
Dropout mode	$ V_{INx(min)}  <  V_{INx}  <  V_{OUTx(nom)}  + \\  V_{DOx} $	V <sub>EN</sub> > V <sub>IH</sub>	_	T <sub>J</sub> < 125°C		
Disabled mode (any true condition disables the device)	_	$V_{EN} < V_{IL}$	_	$T_J > T_{SD}$		



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement the LDO to achieve a reliable design.

#### 8.1.1 Setting the Output Voltages on Adjustable Devices




图 65. Adjustable Operation

公式 1 relates the values of  $R_{1P}$  and  $R_{2P}$  to  $V_{OUTP(NOM)}$  and  $V_{NR/SS}$  to set the positive output voltage. 公式 2 relates the values of  $R_{1N}$  and  $R_{2N}$  to  $V_{OUTN(NOM)}$  and  $V_{NR/SS}$  to set the negative output voltage.

The positive LDO is configured as a noninverting op amp, whereas the negative LDO is an inverting op amp.

$$V_{OUTP} = V_{NR/SS} \times (1 + R_{1P} / R_{2P}) \tag{1}$$

$$V_{OUTN} = V_{NR/SS} \times (-R_{1N} / R_{2N}) \tag{2}$$

Substituting  $V_{NR/SS}$  with  $V_{FBP}$  on the positive channel and  $V_{NR/SS}$  with  $V_{BUF}$  on the negative channel gives a more accurate relationship.

公式 3 and 公式 2 are rearranged versions of 公式 1 and 公式 2, with the above substitutions made.

$$R_{1P} = (V_{OUTP} / V_{FBP} - 1) \times R_{2P}$$
 (3)

$$R_{1N} = -(V_{OUTN} \times R_{2P}) / V_{BUF} \tag{4}$$

The minimum bias current through both feedback networks is 5 µA to ensure accuracy.

For even tighter accuracy, take into account the input bias current into the error amplifiers ( $I_{FBP}$  and  $I_{FBN}$ ) and use 0.1% resistors. Overriding the internal reference with a high accuracy external reference can also improve the accuracy of the device.



# Application Information (接下页)

表 4 and 表 5 show the resistor combinations for several common output voltages using commercially available, 1% tolerance resistors.

表 4. Recommended Feedback-Resistor Values for the Positive LDO

TARGETED OUTPUT	FEEDBACK RES	CALCULATED OUTPUT	
VOLTAGE (V)	R <sub>1P</sub> (kΩ)	$R_{2P}$ (k $\Omega$ )	VOLTAGE (V)
1.5	2.67	10.0	1.50
1.8	5.23	10.0	1.80
2.5	11.0	10.0	2.49
3.0	15.4	10.0	3.00
3.3	17.8	10.0	3.29
5.0	32.4	10.0	5.02
9.0	66.5	10.0	9.07
12.0	90.9	10.0	12.0
15.0	115	10.0	14.8
24.0	191	10.0	23.8
30.0	243	10.0	29.8

<sup>(1)</sup> R<sub>1P</sub> is connected from OUTP to FBP, R<sub>2P</sub> is connected from FBP to GND; see the Setting the Output Voltages on Adjustable Devices section.

## 表 5. Recommended Feedback-Resistor Values for the Negative LDO

TARGETED OUTPUT	FEEDBACK RES	CALCULATED OUTPUT	
VOLTAGE (V)	R <sub>1N</sub> (kΩ)	$R_{2N}$ (k $\Omega$ )	VOLTAGE (V)
-0.3	2.55	10.0	-0.303
-1.5	12.7	10.0	-1.51
-1.8	15.0	10.0	-1.78
-2.5	21.0	10.0	-2.49
-3.0	25.5	10.0	-3.03
-3.3	28.0	10.0	-3.33
-5.0	42.2	10.0	-5.04
-9.0	75.0	10.0	-8.91
-12.0	100	10.0	-11.9
-15.0	127	10.0	-15.1
-24.0	200	10.0	-23.8
-30.0	255	10.0	-30.3

<sup>(1)</sup> R<sub>1N</sub> is connected from OUTN to FBN, R<sub>2N</sub> is connected from FBN to BUF; see the Setting the Output Voltages on Adjustable Devices section.

#### 8.1.2 Capacitor Recommendations

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output pins. The device is also designed to be stable with aluminum polymer and tantalum polymer capacitors with ESR < 75 m $\Omega$ .

Electrolytic capacitors (along with higher ESR polymer capacitors) can also be used if capacitors (meeting the minimum capacitance and ESR requirements) are used in parallel.

Take the effective ESR for stability when the impedance of the capacitor is at its minimum. At the minimum level, the capacitance and parasitic inductance cancel each other and provides the DC ESR.

Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.



Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. As a rule of thumb, derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for an effective capacitance derating of approximately 50%, but at higher  $V_{IN}$  and  $V_{OUT}$  conditions (that is,  $V_{IN} = 5.5 \text{ V}$  to  $V_{OUT} = 5.0 \text{ V}$ ) the derating can be greater than 50% and must be taken into consideration.

For high performance applications polymer capacitors are ideal as they do not experience the large deratings of ceramic capacitors.

## 8.1.3 Input and Output Capacitor (C<sub>INx</sub> and C<sub>OUTx</sub>)

The device is designed and characterized for operation with ceramic capacitors of 10  $\mu$ F or greater (2.2  $\mu$ F or greater of effective capacitance) at each input and output.

Locate the input and output capacitors as near as practical to the respective input and output pins to minimize the trace inductance from the capacitor to the device. If the LDO is used to produce low output voltages (below 5 V), a 4.7-µF output capacitor can be used. If a 4.7-µF output capacitor is used, be sure to account for the derating of the capacitors during design.

Large, fast line transients on the input supplies can cause the device output to momentarily turn off. Typically these transients do not occur in most applications, but when these transients do occur use a larger input capacitor to slow down the line transient. If the system has input line transients that are faster than 0.5 V/µs, increase the input capacitance.

#### 8.1.4 Feed-Forward Capacitor (C<sub>FFx</sub>)

Although a feed-forward capacitor ( $C_{FFx}$ ) from the FBx pin to the OUTx pin is not required to achieve stability, a 10-nF external  $C_{FFx}$  capacitor optimizes the transient, noise, and PSRR performance. The maximum recommended value for  $C_{FFx}$  is 100 nF.

A larger  $C_{FFx}$  can dominate the start-up time set by  $C_{NR/SS}$ , for more information see the *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator* application report.

#### 8.1.5 Noise-Reduction and Soft-Start Capacitor (C<sub>NR/SS</sub>)

Although a noise-reduction and soft-start capacitor ( $C_{NR/SS}$ ) from the NR/SS pin to GND is not required,  $C_{NR/SS}$  is highly recommended to control the start-up time and reduce the noise-floor of the device. For start-up tracking to function correctly, a minimum 4.7-nF capacitor is required. As the time constant formed by the feedback resistors and feed-forward capacitors increases, the value of the  $C_{NR/SS}$  capacitor must also be increased for startup tracking to work correctly. To figure out how to calculate the time constant of the feedback network see the *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator* application report.

## 8.1.6 Buffered Reference Voltage

The voltage at the NR/SS pin, whether driven internally or externally, is buffered with a high-bandwidth, low-noise op amp. The BUF pin can be used as a voltage reference in many signal chain applications.

# 8.1.7 Overriding Internal Reference

The internal reference of the LDO can be overridden using an external source to increase the accuracy of the LDO and lower the output noise. To override the internal reference connect the external source to the NR/SS pin of the LDO. In order to overdrive the internal reference the external source must be able to source or sink 100  $\mu$ A or greater.

The internal reference achieves a 2% accuracy from -40°C to +125°C; using an external reference can help achieve better accuracy over temperature.



#### 8.1.8 Start-Up

#### 8.1.8.1 Soft-Start Control (NR/SS)

Each output of the device features a user-adjustable, monotonic, voltage-controlled soft-start that is set with an external capacitor ( $C_{NR/SS}$ ). This soft-start eliminates power-up initialization problems.

The output voltage  $(V_{OUTx})$  rises proportionally to  $V_{NR/SS}$  during start-up. As such, the time required for  $V_{NR/SS}$  to reach its nominal value determines the rise time of  $V_{OUTx}$  (start-up time).

The soft-start ramp time depends on the soft-start charging current ( $I_{NR/SS}$ ), the soft-start capacitance ( $C_{NR/SS}$ ), and the internal reference ( $V_{NR/SS}$ ). 公式 5 calculates the approximate soft-start ramp time ( $t_{SS}$ ):

$$t_{SS} = R_{NR/SS} \times C_{NR/SS} \times \ln \left[ \left( V_{NR/SS} + I_{NR/SS} \times R_{NR/SS} \right) / \left( I_{NR/SS} \times R_{NR/SS} \right) \right]$$
 (5)

Values for the soft-start charging currents, R<sub>NR/SS</sub>, and the device internal C<sub>NR/SS</sub> are provided in the table.

#### 8.1.8.1.1 In-Rush Current

In-rush current is defined as the current into the LDO at the INx pin during start-up. In-rush current then consists primarily of the sum of load current and the current used to charge the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. However, the in-rush current can be estimated by 公式 6:

$$I_{\text{OUTx}}(t) = \left[\frac{C_{\text{OUTx}} \times dV_{\text{OUTx}}(t)}{dt}\right] + \left[\frac{V_{\text{OUTx}}(t)}{R_{\text{LOAD}}}\right]$$

where:

- V<sub>OUTx</sub>(t) is the instantaneous output voltage of the turn-on ramp
- $dV_{OUTx}(t)$  / dt is the slope of the  $V_{OUTx}$  ramp
- · R<sub>LOAD</sub> is the resistive load impedance

#### (6)

#### 8.1.8.2 Undervoltage Lockout (UVLOx) Control

The UVLOx circuit ensures that the device stays disabled before its input or bias supplies reach the minimum operational voltage range, and ensures that the device properly shuts down when the input supply collapses.

图 66 and 表 6 explain the UVLOx circuit response to various input voltage events, assuming  $V_{EN} \ge V_{IH(EN)}$ .

The positive and negative UVLO circuits are internally ANDed together. As such, if either supply collapses, both outputs turn-off and  $V_{NR/SS}$  is pulled low internally.




图 66. Typical UVLOx Operation



#### 表 6. Typical UVLOx Operation Description

REGION	EVENT	V <sub>OUTx</sub> STATUS	COMMENT
Α	Turn-on, $ V_{INx}  \le  V_{UVLOx} $	0	Start-up
В	Regulation	1	Regulates to target V <sub>OUTx</sub>
С	Brownout, $ V_{INx}  \ge  V_{UVLOx} - V_{HYSx} $	1	The output can fall out of regulation but the device is still enabled
D	Regulation	1	Regulates to target V <sub>OUTx</sub>
E	Brownout, $ V_{INx}  <  V_{UVLOx} - V_{HYSx} $	0	The device is disabled and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLOx rising threshold is reached by the input voltage and a normal startup then follows.
F	Regulation	1	Regulates to target V <sub>OUTx</sub>
G	Turn-off, $ V_{INx}  <  V_{UVLOx} - V_{HYSx} $	0	The output falls because of the load and active discharge circuit

Similar to many other LDOs with this feature, the UVLOx circuit takes a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8 V causes the UVLOx to assert for a short time; however, the UVLOx circuit does not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLOx circuit is not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum  $V_{INx}$ .

#### 8.1.9 AC and Transient Performance

LDO ac performance for a dual-channel device includes power-supply rejection ratio, channel-to-channel output isolation, output current transient response, and output noise. These metrics are primarily a function of open-loop gain, bandwidth, and phase margin that control the closed-loop input and output impedance of the LDO. The output noise is primarily a result of the band-gap reference and error amplifier noise.

## 8.1.9.1 Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control-loop rejects signals from  $V_{INx}$  to  $V_{OUTx}$  across the frequency spectrum (usually 10 Hz to 10 MHz). 公式 7 gives the PSRR calculation as a function of frequency for the input signal  $[V_{INx}(f)]$  and output signal  $[V_{OUTx}(f)]$ .

$$PSRR (dB) = 20 Log_{10} \left( \frac{V_{INx}(f)}{V_{OUTx}(f)} \right)$$
(7)

Even though PSRR is a loss in signal amplitude, PSRR is shown as positive values in decibels (dB) for convenience.

8 67 shows a simplified diagram of PSRR versus frequency.




图 67. Power-Supply Rejection Ratio Diagram

An LDO is often employed not only as a dc-dc regulator, but also to provide exceptionally clean power-supply voltages that exhibit ultra-low noise and ripple to sensitive system components.

# 8.1.9.2 Channel-to-Channel Output Isolation and Crosstalk

Output isolation is a measure of how well the device prevents voltage disturbances on one output from affecting the other output. This attenuation appears in load transient tests on the other output; however, to numerically quantify the rejection, the output channel isolation is expressed in decibels (dB).

Output isolation performance is a strong function of the PCB layout. See the *Layout Guidelines* section on how to best optimize the isolation performance.

# 8.1.9.3 Output Voltage Noise

The TPS7A39 is designed for system applications where minimizing noise on the power-supply rail is critical to system performance. For example, the TPS7A39 can be used in a phase-locked loop (PLL)-based clocking circuit that can be used for minimum phase noise, or in test and measurement systems where even small power-supply noise fluctuations reduce system dynamic range.

LDO noise is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker noise, or 1/f noise and dominates at lower frequencies as a function of 1/f). 8 68 shows a simplified output voltage noise density plot versus frequency.




图 68. Output Voltage Noise Diagram



For further details, see the *How to Measure LDO Noise* white paper.

#### 8.1.9.4 Optimizing Noise and PSRR

表 7 describes how the ultra-low noise floor and PSRR of the device can be improved in several ways.

表 7. Effect of	<b>Various</b>	Parameters on	AC	<b>Performance</b>	(1)	(2	2)
----------------	----------------	---------------	----	--------------------	-----	----	----

	NOISE			PSRR		
PARAMETER	LOW- FREQUENCY	MID- FREQUENCY	HIGH- FREQUENCY	LOW- FREQUENCY	MID- FREQUENCY	HIGH- FREQUENCY
C <sub>NR/SS</sub>	+++	No effect	No effect	+++	+	No effect
C <sub>FFx</sub>	++	+++	+	++	+++	+
$C_{OUTx}$	No effect	+	+++	No effect	+	+++
$ V_{INx}  -  V_{OUTx} $	+	+	+	+++	+++	++
PCB layout	++	++	+	+	+++	+++

- (1) The number of +s indicates the improvement in noise or PSRR performance by increasing the parameter value.
- (2) Shaded cells indicate the easiest improvement to noise or PSRR performance.

The noise-reduction capacitor, in conjunction with the noise-reduction resistor, forms a low-pass filter (LPF) that filters out the noise from the reference before being gained up with the error amplifier, thereby minimizing the output voltage noise floor. The LPF is a single-pole filter and the cutoff frequency can be calculated with  $\Delta \pm 8$ . The effect of the  $C_{NR/SS}$  capacitor increases when  $V_{OUTx(NOM)}$  increases because the noise from the reference is gained up when the output voltage increases. For low-noise applications, a 10-nF to 1- $\mu$ F  $C_{NR/SS}$  is recommended.

$$f_{\text{cutoff}} = 1 / (2 \times \pi \times R_{\text{NR/SS}} \times C_{\text{NR/SS}})$$
(8)

The feed-forward capacitor reduces output voltage noise by filtering out the mid-band frequency noise. The feed-forward capacitor can be optimized by placing a pole-zero pair near the edge of the loop bandwidth and pushing out the loop bandwidth, thus improving mid-band PSRR.

A larger C<sub>OUTx</sub> or multiple output capacitors reduces high-frequency output voltage noise and PSRR by reducing the high-frequency output impedance of the power supply.

Additionally, a higher input voltage improves the noise and PSRR because greater headroom is provided for the internal circuits. However, a high power dissipation across the die increases the output noise because of the increase in junction temperature.

Good PCB layout improves the PSRR and noise performance by providing heatsinking at low frequencies and isolating V<sub>OUTx</sub> at high frequencies.

#### 8.1.9.5 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions illustrated in 图 69 are broken down in this section and are described in 表 8. Regions A, E, and H are where the output voltage is in steady-state. Increasing the output capacitance improves the transient response (less dip); however, the transient takes longer to recover when using a large output capacitor.




图 69. Load Transient Waveform

#### 表 8. Load Transient Waveform Description

REGION	DESCRIPTION	COMMENT
Α	Regulation	Regulation
В	Output current ramping	Initial voltage dip is a result of the depletion of the output capacitor charge.
С	LDO responding to transient	Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation.
D	Reaching thermal equilibrium	At high load currents the LDO takes some time to heat up. During this time the output voltage changes slightly.
E	Regulation	Regulation
F	Output current ramping	Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase.
G	LDO responding to transient	Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor.
Н	Regulation	Regulation

#### 8.1.10 DC Performance

## 8.1.10.1 Output Voltage Accuracy (VOUTX)

The device features an output voltage accuracy that includes the errors introduced by the internal reference, load regulation, line regulation, process variation, and operating temperature as specified by the table. Output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent (for very low output voltages this specification is in mV).

# 8.1.10.2 Dropout Voltage ( $V_{DO}$ )

Generally speaking, the dropout voltage often refers to the minimum voltage difference between the input and output voltage ( $|V_{DO}| = |V_{INx}| - |V_{OUTx}|$ ) that is required for regulation. When  $V_{INx}$  drops below the required  $V_{DOx}$  for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is proportional to the output current because the device is operating as a resistive switch.

#### 8.1.11 Reverse Current

As with most LDOs, this device can be damaged by excessive reverse current.

Reverse current is current that flows through the substrate of the device instead of the normal conducting channel of the pass element. This current flow, at high enough magnitudes, degrades long-term reliability of the device resulting from risks of electromigration and excess heat being dissipated across the device.



Conditions where excessive reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUTP} > V_{INP} + 0.3 \text{ V}$  and  $V_{OUTN} < V_{INN} - 0.3 \text{ V}$ :

- If the device has a large C<sub>OUTx</sub> and the input supply collapses quickly with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If excessive reverse current flow is expected in the application, then external protection must be used to protect the device. 图 70 shows one approach of protecting the device.




图 70. Example Circuit for Reverse Current Protection Using a Schottky Diode On Positive Rail

## 8.1.12 Power Dissipation (P<sub>D</sub>)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use  $\Delta \vec{x}$  9 to approximate  $P_D$ :

$$P_{D} = (V_{INP} - V_{OUTP}) \times I_{OUTP} + (|V_{INN} - V_{OUTN}|) \times |I_{OUTN}|$$

$$(9)$$

Careful selection of the system voltage rails minimizes power dissipation and improves system efficiency. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature  $(T_J)$  for the device. According to  $\Delta \vec{\Xi}$  10, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance  $(\theta_{JA})$  of the combined PCB, device package, and the temperature of the ambient air  $(T_A)$ .

$$T_{I} = T_{A} + \theta_{IA} \times P_{D} \tag{10}$$

Unfortunately, this thermal resistance  $(\theta_{JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $\theta_{JA}$  recorded in the *Electrical Characteristics* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $\theta_{JA}$  is actually the sum of the WSON package junction-to-case (bottom) thermal resistance  $(\theta_{JCbot})$  plus the thermal resistance contribution by the PCB copper.



## 8.1.12.1 Estimating Junction Temperature

The JEDEC standard recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics  $(\Psi_{JT})$  and  $(\Psi_{JB})$  are given in the *Electrical Characteristics* table and are used in accordance with 公式 11.

$$\Psi_{JT}$$
:  $T_J = T_T + \Psi_{JT} \times P_D$   
 $\Psi_{JB}$ :  $T_J = T_B + \Psi_{JB} \times P_D$ 

#### where:

- P<sub>D</sub> is the power dissipated as explained in 公式 9
- T<sub>T</sub> is the temperature at the center-top of the device package
- T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

# 8.2 Typical Applications

# 8.2.1 Design 1: Single-Ended to Differential Isolated Supply




图 71. Single-Ended to Differential Isolated Supply Schematic

#### 8.2.1.1 Design Requirements

表 9. Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT	
Input supply	Must operate off of 5-V input	5-V input supply	
Output supply	Must have a 5-V and -5-V output	±5-V output, ±2% accuracy	
Positive output current	Capable of sourcing 50 mA on positive output	50 mA (sourcing)	
Negative output current	Capable of sinking 50 mA on negative output	50 mA (sinking)	
Isolation from 5-V supply	Must be isolated from input supply	Isolated through center tapped transformer	
Efficiency	Must have > 80% efficiency at 100 mA <sup>(1)</sup>	85% efficiency when $I_{OUTN}$ = -50 mA and $I_{OUTP}$ = 50 mA	

(1)  $|I_{OUTN}| = I_{OUTP} = 50 \text{ mA}.$ 



#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Switcher Choice

This design incorporates a push-pull driver for center-tapped transformers that takes a single-ended supply and converts the supply to an isolated split rail design. The SN6505B provides a simple small-form factor isolated supply. The input voltage of the SN6505B can vary from 2.25 V to 5 V, which allows for use with a wide range of input supplies. The output voltage can be adjusted through the turns ratio of the transformer. Based on the choice of the transformer this design can be used to create output voltages from ±3.3 V to ±15 V. In this design the SN6505B was paired with the 750315371 center-tapped transformer from Wurth Electronics™. This transformer has a turns ratio of 1:1.1 and an isolation rating of 2500 V<sub>RMS</sub> (the total system isolation was never tested).

#### 8.2.1.2.2 Full Bridge Rectifier With Center-Tapped Transformer

To create the isolated supply, the SN6505B uses a center-tapped transformer. A full bridge rectifier and capacitors are required to regulate the signal before reaching the LDO because of the alternating nature of the input signal. TI recommends having a fast switching and low forward voltage diode to improve efficiency because of how fast the SN6505 switches; Schottky diodes work well. 图 73 shows the switching nodes of the SN6505 D1 and D2 and also shows where the transformer connects to the full bridge rectifier TP1 and TP2. 图 73 shows the switching waveforms across the rectifier diodes.




图 72. Bridge Rectifier With Center-Tapped Secondary Enables Bipolar Outputs

#### 8.2.1.2.3 Total Solution Efficiency

公式 12 shows how the efficiency of the system can be measured by taking the output power and dividing by the input power.  $I_{OUTP} = |I_{OUTN}| = I_{OUT} / 2$  because this system has two output rails to simplify the efficiency measurement. When the necessary parameters are measured, and by using 公式 12, the overall system efficiency can be plotted as in 图 74. 图 74 shows the overall system efficiency for this design, at the maximum output current of 100 mA ( $I_{OUTP} = 50$  mA,  $I_{OUTN} = -50$  mA) the efficiency of the system is 85%.

$$\eta = (I_{OUTP} \times V_{OUTP} + I_{OUTN} \times V_{OUTN}) / (I_{IN} \times V_{IN})$$
(12)

#### 8.2.1.2.4 Feedback Resistor Selection

公式 13 and 公式 14 calculate the values of the feedback resistors.

$$V_{OUTP} = V_{FBP} \times (1 + R_{1P} / R_{2P})$$
 (13)

$$V_{OUTN} = V_{BUF} \times (-R_{1N} / R_{2N}) \tag{14}$$

For this design the recommended 10-k $\Omega$  resistors are used for R<sub>2P</sub> and R<sub>2N</sub>. R<sub>1P</sub> and R<sub>1N</sub> can be calculated by substituting R<sub>2P</sub> and R<sub>2N</sub> into  $\Delta \pm$  15 and  $\Delta \pm$  16 because R<sub>2P</sub> and R<sub>2N</sub> are already selected


$$R_{1P} = [(V_{OUTP} / V_{FBP}) - 1] \times R_{2P} = [(5 \text{ V} / 1.188 \text{ V}) - 1] \times 10 \text{ k}\Omega = 32.2 \text{ k}\Omega$$
(15)

$$R_{1N} = -V_{OUTN} \times R_{2N} / V_{BUF} = -(-5 \text{ V}) \times 10 \text{ k}\Omega / 1.19 \text{ V} = 42 \text{ k}\Omega$$
 (16)

After solving for  $\Delta$ 式 15 and  $\Delta$ 式 16, the closest one percent resistors are selected,  $R_{1N}$  = 42.2 k $\Omega$  and  $R_{1P}$  = 32.4 k $\Omega$ .

# TEXAS INSTRUMENTS

## 8.2.1.3 Application Curves





# 8.2.2 Design 2: Getting the Full Range of a SAR ADC




图 78. Creating Power Rails for an Analog Front-End of an ADC



#### 8.2.2.1 Design Requirements

A common problem in analog-to-digital converters (ADCs) is that as the input signal approaches the edge of the range of the ADC, the signal begins to become distorted. Often times this is not because of a limitation of the ADC, but is a result of the analog front-end (AFE). In the AFE, the signal begins to approach the rails of the op amp and the signal begins to lose linearity and becomes distorted. This distortion is because when the rail-to-rail op amp begins to enter the nonlinear region of operation within 100 mV of the rail, the signal-to-noise ratio (SNR) starts to degrade and the total harmonic distortion (THD) of the ADC increases. To prevent the op amp from exiting the linear region of operation, the design must use a power supply that can generate rails 200 mV above and below the input range of the ADC.

#### 8.2.2.2 Detailed Design Procedure

In this design, the ADS8900B is used as the ADC. This ADC features a differential input, so from a 5-V reference the ADC is able to encode values between  $\pm 5$  V. In many applications, single-supply op amps are powered with rails from 0 V to 5 V, which causes the input signal to become distorted when the full range signal is applied. The FFT of a 10-V<sub>PP</sub> (peak-to-peak) sine wave using a single 5-V rail to bias the amplifiers is illustrated in 279. In this test the SNR was calculated to be 54.89 dB and the THD was calculated to be 279.

There is a simple solution to improve the SNR and THD of the ADC: bias the amplifiers in the analog front end with a 5.2-V rail and a −0.2-V rail. Using these rails allows the amplifier to operate in the linear region in the 0-V to 5-V range needed by the ADC. The FFT of a 10-V<sub>PP</sub> sine wave using a 5.2-V rail and a −0.2-V rail is illustrated in 80. In this test the SNR was calculated to be 102.535 dB and the THD was calculated to be −121.66 dB. Using −0.2-V and 5.2-V rail voltages still allows for common 5-V (5.5 V max) op amps to be used in the design.

### 8.2.2.3 Detailed Design Description

#### 8.2.2.3.1 Regulation of -0.2 V

The TPS7A39 has an innovative feature of regulating the negative rail down to zero volts. This regulation is achieved by using an inverting amplifier and using the positive-buffered reference as the input signal to the amplifier. Regulating to –0.2 V eliminates the nonlinearity and distortion present when using the full rail range of the amplifiers.

## 8.2.2.3.2 Feedback Resistor Selection

Use 公式 17 and 公式 18 to calculate the values of the feedback resistors:

$$V_{OUTP} = V_{FBP} \times (1 + R_{1P} / R_{2P}) \tag{17}$$

$$V_{OLITN} = V_{BLF} \times (-R_{1N} / R_{2N}) \tag{18}$$

For this design the recommended 10-k $\Omega$  resistors are used for R<sub>2P</sub> and R<sub>2N</sub>. R<sub>1P</sub> and R<sub>1N</sub> can be calculated by substituting R<sub>2P</sub> and R<sub>2N</sub> into  $\Delta$  19 and  $\Delta$  20 because R<sub>2P</sub> and R<sub>2N</sub> are already selected.


$$R_{1P} = [(V_{OUTP} / V_{FBP}) - 1] \times R_{2P} = [(5.2 \text{ V} / 1.188 \text{ V}) - 1] \times 10 \text{ k}\Omega = 33.8 \text{ k}\Omega$$
 (19)

$$R_{1N} = -V_{OUTN} \times R_{2N} / V_{BUF} = -(-5 \text{ V}) \times 10 \text{ k}\Omega / 1.19 \text{ V} = 1.68 \text{ k}\Omega$$
 (20)

After solving for  $\Delta$ 式 19 and  $\Delta$ 式 20, the closest one percent resistors are selected, R<sub>1N</sub> = 1.69 kΩ and R<sub>1P</sub> = 34 kΩ.



#### 8.2.2.4 Application Curves



# 9 Power-Supply Recommendations

The input supply for the LDO must be within the recommended operating conditions. The input voltage must provide adequate headroom in order for the device to have a regulated output. Place the 10-µF input capacitors as close to the device as possible. If the input supply is noisy, additional input capacitors can help improve the output noise performance.

# 10 Layout

### 10.1 Layout Guidelines

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with capacitors.

Tie the GND pin directly to the thermal pad under the device. The thermal pad must be connected to any internal PCB ground planes using multiple vias directly under the device.

Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because these circuits can impact system performance negatively, and even cause instability.

## 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane star connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.



# 10.2 Layout Example




图 81. Layout Example for Adjustable Option

# 10.3 Package Mounting

Solder pad footprint recommendations for the TPS7A39 are available at the end of this document and at www.ti.com.



## 11 器件和文档支持

## 11.1 器件支持

#### 11.1.1 开发支持

#### 11.1.1.1 评估模块

我们提供了一款评估模块 (EVM),可与 TPS7A39 配套使用,帮助评估初始电路性能。TPS7A39EVM-865 评估模 块(和相关的用户指南)可在德州仪器 (TI) 网站上的产品文件夹中获取,也可直接从 TI 网上商店购买。

## 11.1.1.2 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从产品文件夹中的 工具和软件下获取 TPS7A39 的 SPICE 模型。

### 11.2 文档支持

#### 11.2.1 相关文档

请参阅如下相关文档:

- 《用于过压和欠压检测且具有内部基准电压的 TPS3701 36V 窗口比较器》
- 《适用于隔离式电源的 SN6505 低噪声 1A 变压器驱动器》
- 《具有集成式基准缓冲器和增强性能特性的 ADS890xB 20 位、高速 SAR ADC》
- 《使用前馈电容器和低压降稳压器的优缺点》
- 《使用新的热指标》
- 《TPS7A39EVM-865 用户指南》

## 11.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.4 社区资源

下列链接提供到 TⅠ 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TⅠ 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。 设计支持

#### 11.5 商标

E2E is a trademark of Texas Instruments.

Wurth Electronics is a trademark of Würth Elektronik GmbH and Co.

All other trademarks are the property of their respective owners.

## 11.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



👫 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

www.ti.com 4-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS7A3901DSCR	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A3901
TPS7A3901DSCT	Active	Production	WSON (DSC)   10	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A3901

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


ı	Air dimensione die nomina												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS7A3901DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
	TPS7A3901DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

www.ti.com 5-Jan-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7A3901DSCR	WSON	DSC	10	3000	367.0	367.0	38.0	
TPS7A3901DSCT	WSON	DSC	10	250	213.0	191.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207383/F





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司