
SN54LS05, SN54S05 SN7405, SN74LS05, SN74S05 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS


SDLS030A - DECEMBER 1983 - REVISED NOVEMBER 2003


- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs
- Dependable Texas Instrument Quality and Reliability

SN5405, SN54LS05, SN54S05...J PACKAGE SN7405...N PACKAGE SN74LS05...D, DB, N, OR NS PACKAGE SN74S05...D, N, OR NS PACKAGE

(TOP VIEW)







SN54LS05. SN54S05...FK PACKAGE

NC - No internal connection

description/ordering information

These devices contain six independent inverters. To perform correctly, the open-collector outputs require pullup resistors. These devices may be connected to other open-collector outputs to implement active-low wired-OR or active-high wire-AND functions. Open-collector devices often are used to generate high V_{OH} levels.

ORDERING INFORMATION

TA	PAC	(AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN7405N	SN7405N
	PDIP – N	Tube	SN74LS05N	SN74LS05N
			SN74S05N	SN74S05N
		Tube	SN74LS05D	1.005
000 to 7000	SOIC - D	Tape and reel	SN74LS05DR	LS05
0°C to 70°C	SOIC - D	Tube	SN74S05D	005
	Ta		SN74S05DR	S05
	SOP – NS	Tana and saal	SN74LS05NSR	74LS05
	SOP - NS	Tape and reel	SN74S05NSR	74S05
	SSOP – DB	Tape and reel	SN74LS05DBR	LS05
	CDIP – J	Tube	SNJ54LS05J	SNJ54LS05J
	CDIP = J	Tube	SNJ54S05J	SNJ54S05J
5500 to 40500	CDID W	Tube	SNJ54LS05W	SNJ54LS05W
–55°C to 125°C	CDIP – W	Tube	SNJ54S05W	SNJ54S05W
	LCCC – FK	Tubo	SNJ54LS05FK	SNJ54LS05FK
	LCCC - FK	Tube	SNJ54S05FK	SNJ54S05FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н


logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, and NS packages.

SDLS030A - DECEMBER 1983 - REVISED NOVEMBER 2003

schematic (each inverter)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1): '05, 'LS05, '3	S05	7 V
Input voltage, V _I : '05, 'S05		5.5 V
'LS05		7 V
Off-state output voltage, VO		7 V
Package thermal impedance, θ _{JA} (see Note 2):	: D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SDLS030A - DECEMBER 1983 - REVISED NOVEMBER 2003

recommended operating conditions

			SN5405			SN7405		LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
VOH	High-level output voltage			5.5			5.5	V
l _{OL}	Low-level output current			16			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN5405			SN7405		
PARAMETER		TEST CONDITIONS†	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	$I_I = -12 \text{ mA}$			-1.5			-1.5	V
1	\/ MINI	V _{IL} = 0.8 V						0.25	A
ЮН	$V_{CC} = MIN,$	$V_{OH} = 5.5 \text{ V}$ $V_{IL} = 0.7 \text{ V}$			0.25				mA
V _{OL}	$V_{CC} = MIN,$	$V_{IH} = 2 V$, $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
IĮ	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
lН	V _{CC} = MAX,	V _I = 2.4 V			40			40	μΑ
I _{IL}	V _{CC} = MAX,	V _I = 0.4 V			-1.6			-1.6	mA
ІССН	V _{CC} = MAX,	V _I = 0 V		6	12		6	12	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V		18	33		18	33	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	•	V	$R_L = 4 k\Omega$	0. 45 -5		40	55	
t _{PHL}	А	Y	R _L = 400 Ω	C _L = 15 pF		8	15	ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

recommended operating conditions

		SN54LS05 SN74LS05			5			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
٧ _{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			8.0	V
Vон	High-level output voltage			5.5			5.5	V
l _{OL}	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			+	S	N54LS0	5	S	N74LS0	5	
PARAMETER		TEST CONDITIONS	I	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
ЮН	V _{CC} = MIN,	$V_{IL} = MAX$,	V _{OH} = 5.5 V			0.1			0.1	mA
.,	N/ MAIN		I _{OL} = 4 mA		0.25	0.4		0.25	0.4	.,
V _{OL}	$V_{CC} = MIN,$	V _{IH} = 2 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
Ц	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
ΊΗ	$V_{CC} = MAX$,	V _I = 2.7 V				20			20	μΑ
IIL	$V_{CC} = MAX$,	V _I = 0.4 V				-0.4			-0.4	mA
ІССН	$V_{CC} = MAX$,	$V_I = 0 V$	•		1.2	2.4		1.2	2.4	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V			3.6	6.6		3.6	6.6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}		V	D 010 0 45 = 5		17	32	
t _{PHL}	А	Y	$R_L = 2 k\Omega$, $C_L = 15 pF$		15	28	ns

 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

recommended operating conditions

		9	N54S05		9	N74S05	}	LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5.5			5.5	V
l _{OL}	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST SOUDITIONS [†]	SN5	54S05		5	N74S05		
PARAMETER		TEST CONDITIONS†	MIN T	YP‡ N	IAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	$I_I = -18 \text{ mA}$		-	-1.2			-1.2	V
	\/ NAINI	V _{IL} = 0.8 V						0.25	A
ІОН	$V_{CC} = MIN,$	$V_{OH} = 5.5 \text{ V}$ $V_{IL} = 0.7 \text{ V}$		().25				mA
V _{OL}	$V_{CC} = MIN,$	$V_{IH} = 2 V$, $I_{OL} = 20 \text{ mA}$			0.5			0.5	V
l _l	$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA
lн	V _{CC} = MAX,	V _I = 2.7 V			50			50	μΑ
IIL	V _{CC} = MAX,	V _I = 0.5 V			-2			-2	mA
ICCH	V _{CC} = MAX,	V _I = 0 V		9 1	9.8		9	19.8	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V		30	54		30	54	mA


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	TYP	MAX	UNIT	
t _{PLH}				0 45 = 5	2	5	7.5	no
t _{PHL}	_	V	D 000 0	C _L = 15 pF	2	4.5	7	ns
t _{PLH}	A	Y	$R_L = 280 \Omega$	C. 50 pF		7.5		
t _{PHL}				$C_L = 50 pF$		7		ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION SERIES 54/74 AND 54S/74S DEVICES



LOAD CIRCUIT




NOTES: A. C_I includes probe and jig capacitance.


- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , and: For Series 54/74, $t_f \leq$ 7 ns, $t_f \leq$ 7 ns. For Series 54S/74S, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



LOAD CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 1.5 \ ns$, $t_f \leq 2.6 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
JM38510/07004BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07004BCA	
SN54LS05J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS05J	
SN54S05J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S05J	
SN7405N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU NIPDAU	N/A for Pkg Type	0 to 70	SN7405N	
SN74LS05D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS05	
SN74LS05DBR	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS05	
SN74LS05DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS05	
SN74LS05N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS05N	
SN74LS05NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS05	
SN74S05D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S05	
SN74S05N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S05N	
SN74S05NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74S05	
SNJ54LS05FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 05FK	
SNJ54LS05J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS05J	
SNJ54LS05W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS05W	
SNJ54S05FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S 05FK	
SNJ54S05J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S05J	
SNJ54S05W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S05W	

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS05, SN54S05, SN74LS05, SN74S05:

• Catalog: SN74LS05, SN74S05

Military: SN54LS05, SN54S05

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS05DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LS05DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS05NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74S05NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS05DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LS05DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LS05NSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74S05NSR	SOP	NS	14	2000	356.0	356.0	35.0



www.ti.com 7-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN7405N	N	PDIP	14	25	506	13.97	11230	4.32
SN7405N	N	PDIP	14	25	506	13.97	11230	4.32
SN7405NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN7405NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS05D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS05N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS05N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS05NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS05NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74S05D	D	SOIC	14	50	506.6	8	3940	4.32
SN74S05N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S05N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS05FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS05W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54S05FK	FK	LCCC	20	55	506.98	12.06	2030	NA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated