











LMR36520

ZHCSKA2A - SEPTEMBER 2019 - REVISED FEBRUARY 2020

LMR36520 SIMPLE SWITCHER ®4.2V 至 65V、2A 同步降压转换器

1 特性

- 专为可靠耐用的应用 设计
 - 高达 70V 的输入瞬态保护
 - 保护功能: 热关断、输入欠压锁定、逐周期电流限制和断续短路保护
- 非常适合可扩展的工业电源
 - 与以下器件引脚兼容:
 - LMR36510 (65V、1A)
 - LMR33610/LMR33620/LMR33630/ LMR33640 (36V、1A、2A、3A或4A)
 - 内部补偿有助于减小解决方案尺寸、降低成本和 设计复杂性
 - 频率为 400kHz
- 宽转换范围
 - 输入电压范围: 4.2V 至 65V
 - 輸出电压范围: 1V 至 95% 的 V_{IN}
- 在整个负载范围内具有低功率耗散
 - 在 400kHz(24V_{IN}、5V_{OUT}、1A)下效率为 90%
 - 在 PFM 模式中提高了轻负载效率
 - 低至 26µA 的工作静态电流
- 具有滤波器和延迟释放功能的电源正常状态输出

2 应用

- IP 网络摄像头
- 模拟安防摄像头
- HVAC 阀门和传动器控制
- 交流驱动器和伺服驱动控制模块
- 模拟输入模块和混合 I/O 模块
- 通用宽输入电压电源

3 说明

LMR36520 稳压器是一款易于使用的同步降压直流/直流 SIMPLE SWITCHER 转换器。借助集成式高侧和低侧功率 MOSFET,在 4.2V 至 65V 宽输入电压范围内的输出电流可高达 2A。高达 70V 的瞬态电压耐受能力有助于缩小解决方案尺寸和降低成本,以提供过压保护并满足 IEC 61000-4-5 的浪涌抗扰度要求。

LMR36520 采用峰值电流模式控制机制来提供出色的效率和输出电压精度。利用精密使能功能,您可以灵活地直接连接到宽输入电压,或对器件启动和关断进行精确控制。附带内置滤波和延迟功能的电源正常状态标志可提供系统状态的真实指示,免去了使用外部监控器的麻烦。

通过集成和内部补偿,该器件减少了很多外部组件,并提供专为实现简单 PCB 布局而设计的引脚排列方式。该器件的功能集旨在简化各种终端设备的实施。

LMR36520 与 LMR36510(65V、1A)、 LMR33610、LMR33620、LMR33630 和 LMR33640 (36V、1A/2A/3A/4A) 引脚对引脚兼容,完善了 SIMPLE SWITCHER 转换器的最新系列。这提高了宽 输入电压转换器在各种常用电压和电流额定值范围内的 易用性和可扩展性,无需重新设计电路板布局。因此, 不仅降低了总体成本和设计工作量,而且缩短了上市时 间。 LMR36510 与 LMR36520(65V、2A)、

LMR33610、LMR33620、LMR33630 和 LMR33640 (36V、1A/2A/3A/4A) 引脚对引脚兼容,完善了 SIMPLE SWITCHER 转换器的最新系列。


LMR36520 采用 8 引脚 HSOIC 封装。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
LMR36520	HSOIC (8)	5.00mm × 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

效率与输出电流间的关系 $V_{OUT} = 5V$, 400kHz



简化原理图





目录 Device Functional Modes......14 2 Application and Implementation 17 4 修订历史记录 2 5 Device Comparison Table...... 3 What to Do and What Not to Do 26 Pin Configuration and Functions 4 10 Power Supply Recommendations 27 Specifications.....5 Absolute Maximum Ratings 5 11.1 Layout Guidelines 28 11.2 Layout Example 30 7.3 Recommended Operating Conditions 5 12 器件和文档支持......31 7.4 Thermal Information 6 接收文档更新通知31 12.3 77 支持资源.......31 System Characteristics 8 商标.......31 12.5 Typical Characteristics......9 Detailed Description 10 Overview 10 机械、封装和可订购信息......31 8.2 Functional Block Diagram 10

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (September 2019) to Revision A			
•	将器件状态从"预告信息"更改为"生产数据"		1




5 Device Comparison Table

ORDERABLE PART NUMBER	CURRENT	FPWM	f _{SW}	AVAILABILITY
LMR36520ADDAR	2 A	No	400 kHz	Now
LMR36520FADDAR	2 A	Yes	400 kHz	No



6 Pin Configuration and Functions



Pin Functions

P	IN	1/0	DECODINE
NAME	NO.	1/0	DESCRIPTION
PGND	1	G	Power and analog ground terminal. Connect to bypass capacitor with short, wide traces. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin.
VIN	2	Р	Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and PGND.
EN	3	Α	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN; <i>Do not</i> float.
PG	4	A	Open-drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = Low. Can be left open when not used.
FB	5	Α	Feedback input to regulator. Connect to tap point of feedback voltage divider. <i>Do not</i> float. <i>Do not</i> ground.
vcc	6	Р	Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1-µF capacitor from this pin to PGND.
воот	7	Р	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin.
SW	8	Р	Regulator switch node. Connect to a power inductor.
PAD	THERMAL PAD	Therm al	Major heat dissipation path of the device. A direct thermal connection to a ground plane is required. The PAD is not meant as an electrical interconnect. Electrical characteristics are not ensured.
A = Analog, F	P = Power, G =	= Ground	I



Specifications

7.1 Absolute Maximum Ratings

Over junction temperature range of -40°C to 150°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN to PGND	-0.3	70	V
Input voltage	EN to PGND	-0.3	70.3	V
Input voltage	FB to PGND	-0.3	5.5	V
Input voltage	PG to PGND	-0.3	20	V
Output voltage	SW to PGND	-0.3	70.3	V
Output voltage	SW to PGND less than 10-ns transients	-3.5	70	V
Output voltage	CBOOT to SW	-0.3	5.5	V
Output voltage	VCC to PGND	-0.3	5.5	V
Junction Temperature T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
N	Human-body model (HBM) ⁽¹⁾	±2500		
V(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM) ⁽²⁾	±750	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN to PGND	4.2	65	V
Input voltage	EN to PGND ⁽²⁾	0	65	V
	PG to PGND ⁽²⁾	0	18	V
Output voltage	V _{OUT}	1	28	V
Output current	I _{OUT}	0	2	Α

Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics. The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		LMR36520	
	THERMAL METRIC ⁽¹⁾	DDA (HSOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	13.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

Limits apply over operating junction temperature (T_J) range of -40° C to +125°C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE (VIN PIN)					
I _{Q-nonSW}	Operating quiescent current (non-switching) (2)	V _{EN} = 3.3 V (PFM variant only)		26	36	μΑ
I _{SD}	Shutdown quiescent current; measured at VIN pin	V _{EN} = 0 V		5.3		μΑ
ENABLE (EN	PIN)					
V _{EN-VCC-H}	Enable input high level for V _{CC} output	V _{ENABLE} rising			1.14	V
V _{EN-VCC-L}	Enable input low level for V _{CC} output	V _{ENABLE} falling	0.3			V
V _{EN-VOUT-H}	Enable input high level for V _{OUT}	V _{ENABLE} rising	1.157	1.231	1.3	V
V _{EN-VOUT-HYS}	Enable input hysteresis for V _{OUT}	Hysteresis below V _{ENABLE-H} ; falling		110		mV
I _{LKG-EN}	Enable input leakage current	V _{EN} = 3.3V		2.7		nA
INTERNAL LI	DO (VCC PIN)					
V _{CC}	Internal V _{CC} voltage	6 V ≤ V _{IN} ≤ 65 V	4.75	5	5.25	V
V _{CC-UVLO-} Rising	Internal V _{CC} undervoltage lockout	V _{CC} rising	3.6	3.8	4.0	V
V _{CC-UVLO-} Falling	Internal V _{CC} undervoltage lockout	V _{CC} falling	3.1	3.3	3.5	V
VOLTAGE RE	FERENCE (FB PIN)					
V_{FB}	Feedback voltage		0.985	1	1.015	V
I _{LKG-FB}	Feedback leakage current	FB = 1 V		2.1		nA
CURRENT LII	MITS AND HICCUP		•		·	
I _{SC}	High-side current limit ⁽³⁾		2.4	3	3.6	Α
I _{LS-LIMIT}	Low-side current limit (3)		1.8	2.3	2.8	Α
I _{L-ZC}	Zero cross detector threshold	PFM variants only		0.04		Α
I _{PEAK-MIN}	Minimum inductor peak current ⁽³⁾			0.59		Α
I _{L-NEG}	Negative current limit (3)	FPWM variant only		-1.7		Α

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

⁽²⁾ This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.

⁽³⁾ The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.



Electrical Characteristics (continued)

Limits apply over operating junction temperature (T_J) range of -40° C to +125°C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWER GOO	DD (PGOOD PIN)		·		·			
V _{PG-HIGH-UP}	Power-Good upper threshold - rising	% of FB voltage	105%	107%	110%			
$V_{PG\text{-}LOW\text{-}DN}$	Power-Good lower threshold - falling	% of FB voltage	90%	93%	95%			
V _{PG-HYS}	Power-Good hysteresis (rising & falling)	% of FB voltage		1.5%				
V _{PG-VALID}	Minimum input voltage for proper Power-Good function				2	V		
R _{PG}	Power-Good on-resistance	V _{EN} = 2.5 V		80	165	Ω		
R _{PG}	Power-Good on-resistance	V _{EN} = 0 V		35	90	Ω		
MOSFETS	MOSFETS							
R _{DS-ON-HS}	High-side MOSFET ON-resistance	I _{OUT} = 0.5 A		245	465	mΩ		
R _{DS-ON-LS}	Low-side MOSFET ON-resistance	I _{OUT} = 0.5 A		165	310	mΩ		

7.6 Timing Requirements

Limits apply over operating junction temperature (T_J) range of -40° C to +125°C, unless otherwise stated. Minimum and Maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

		MIN	NOM	MAX	UNIT
t _{ON-MIN}	Minimum switch on-time		92		ns
t _{OFF-MIN}	Minimum switch off-time		80	102	ns
t _{ON-MAX}	Maximum switch on-time		7	12	μs
t _{SS}	Internal soft-start time	3	4.5	6	ms

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AQQL).

7.7 Switching Characteristics

 $T_J = -40$ °C to 125°C, $V_{IN} = 24$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLATOR						
Fosc	Internal oscillator frequency	400-kHz variant	340	400	460	kHz



7.8 System Characteristics

The following specifications apply to a typical application circuit with nominal component values. Specifications in the typical (TYP) column apply to $T_{\perp} = 25^{\circ}$ C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40$ °C to 125°C. These specifications are not ensured by production testing.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Operating input voltage range		4.2		65	V
V _{OUT}	Adjustable output voltage regulation ⁽¹⁾	PFM operation	-1.5%		2.5%	
V _{OUT}	Adjustable output voltage regulation ⁽¹⁾	FPWM operation	-1.5%		1.5%	
I _{SUPPLY}	Input supply current when in regulation	V_{IN} = 24 V, V_{OUT} = 3.3 V, I_{OUT} = 0 A, R_{FBT} = 1 M Ω , PFM variant		26		μΑ
D _{MAX}	Maximum switch duty cycle (2)			98%		
V_{HC}	FB pin voltage required to trip short-circuit hiccup mode			0.4		V
t_D	Switch voltage dead time			2		ns
T _{SD}	Thermal shutdown temperature	Shutdown temperature		170		°C
T _{SD}	Thermal shutdown temperature	Recovery temperature		158		°C

Deviation in V_{OUT} from nominal output voltage value at $V_{IN} = 24 \text{ V}$, $I_{OUT} = 0 \text{ A}$ to full load In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: $F_{MIN} = 10 \text{ A}$ $1 / (t_{\text{ON-MAX}} + t_{\text{OFF-MIN}}). D_{\text{MAX}} = t_{\text{ON-MAX}} / (t_{\text{ON-MAX}} + t_{\text{OFF-MIN}}).$



7.9 Typical Characteristics

Unless otherwise specified the following conditions apply: T_A = 25°C and V_{IN} = 24 V.






8 Detailed Description

8.1 Overview

The LMR36520 is a synchronous peak-current mode buck regulator designed for a wide variety of industrial applications. The regulator automatically switches modes between PFM and PWM, depending on load. At heavy loads, the device operates in PWM at a constant switching frequency. At light loads, the mode changes to PFM with diode emulation, allowing DCM. This reduces the input supply current and keeps efficiency high. The device features internal loop compensation, which reduces design time and requires fewer external components than externally compensated regulators.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power-Good Flag Output

The power-good flag function (PG output pin) of the LMR36520 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output goes low under fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{PG} do not trip the power-good flag. Power-good operation can best be understood by referencing 3 and 4. Note that during initial power-up, a delay of about 4 ms (typical) is inserted from the time that EN is asserted to the time that the power-good flag goes high. This delay only occurs during start-up and is not encountered during normal operation of the power-good function.

The power-good output consists of an open-drain NMOS, requiring an external pullup resistor to a suitable logic supply. It can also be pulled up to either VCC or V_{OUT} through an appropriate resistor, as desired. If this function is not needed, the PG pin must be grounded. When EN is pulled low, the flag output is also forced low. With EN low, power good remains valid as long as the input voltage is $\geq 2 \text{ V}$ (typical). Limit the current into this pin to $\leq 4 \text{ mA}$.



Feature Description (接下页)




图 3. Static Power-Good Operation




图 4. Power-Good Timing Behavior


8.3.2 Enable and Start-up

Start-up and shutdown are controlled by the EN input. This input features precision thresholds, allowing the use of an external voltage divider to provide an adjustable input UVLO (see the *External UVLO* section). Applying a voltage of $\geq V_{EN-VCC_H}$ causes the device to enter standby mode, powering the internal VCC, but not producing an output voltage. Increasing the EN voltage to V_{EN-H} fully enables the device, allowing it to enter start-up mode and begin the soft-start period. When the EN input is brought below V_{EN-HYS} , the regulator stops running and enters standby mode. If the EN voltage decreases below $V_{EN-VCC-L}$, the device shuts down. $\boxed{8}$ 5 shows this behavior. The EN input can be connected directly to VIN if this feature is not needed. This input must not be allowed to float. The values for the various EN thresholds can be found in the *Electrical Characteristics* table.



Feature Description (接下页)

The LMR36520 utilizes a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up.





Feature Description (接下页)




图 6. Typical Start-up Behavior $V_{IN} = 24 \text{ V}, V_{OUT} = 5 \text{ V}, I_{OUT} = 2 \text{ A}$

8.3.3 Current Limit and Short Circuit

The LMR36520 incorporates valley current limit for normal overloads and for short-circuit protection. In addition, the high-side power MOSFET is protected from excessive current by a peak-current limit circuit. Cycle-by-cycle current limit is used for overloads while hiccup mode is used for short circuits. Finally, a zero current detector is used on the low-side power MOSFET to implement diode emulation at light loads (see the *Glossary*).

During overloads, the low-side current limit, I_{LIMIT} , determines the maximum load current that the LMR36520 can supply. When the low-side switch turns on, the inductor current begins to ramp down. If the current does not fall below I_{LIMIT} before the next turnon cycle, then that cycle is skipped, and the low-side MOSFET is left on until the current falls below I_{LIMIT} . This is somewhat different than the more typical peak-current limit and results in $\Delta \vec{x}$ 1 for the maximum load current.

$$I_{OUT}\big|_{max} = I_{LIMIT} + \frac{\left(V_{IN} - V_{OUT}\right)}{2 \cdot f_{SW} \cdot L} \cdot \frac{V_{OUT}}{V_{IN}}$$

where


f_{SW} = switching frequency

If, during current limit, the voltage on the FB input falls below about 0.4 V due to a short circuit, the device enters into hiccup mode. In this mode, the device stops switching for t_{HC} , or about 94 ms, and then goes through a normal re-start with soft start. If the short-circuit condition remains, the device runs in current limit for about 20 ms (typical) and then shuts down again. This cycle repeats as long as the short-circuit condition persists. This mode of operation reduces the temperature rise of the device during a hard short on the output. Of course, the output current is greatly reduced during hiccup mode. Once the output short is removed and the hiccup delay is passed, the output voltage recovers normally.

The high-side current limit trips when the peak inductor current reaches I_{SC} . This is a cycle-by-cycle current limit and does not produce any frequency or load current foldback. It is meant to protect the high-side MOSFET from excessive current. Under some conditions, such as high input voltages, this current limit can trip before the low-side protection. Under this condition, I_{SC} determines the maximum output current. Note that I_{SC} varies with duty cycle.

TEXAS INSTRUMENTS

Feature Description (接下页)



8.3.4 Undervoltage Lockout and Thermal Shutdown

The LMR36520 incorporates an undervoltage lockout feature on the output of the internal LDO at the VCC pin. When VCC reaches about 3.7 V, the device is ready to receive an EN signal and start up. When VCC falls below about 3 V, the device shuts down, regardless of EN status. Because the LDO is in dropout during these transitions, the previously mentioned values roughly represent the input voltage levels during the transitions.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches about 170°C, the device shuts down; re-start occurs when the temperature falls to about 158°C. For safe operation, the device must not be allowed to go into a short circuit condition while in thermal shutdown.

8.4 Device Functional Modes

8.4.1 Auto Mode


In auto mode, the device moves between PWM and PFM as the load changes. At light loads, the regulator operates in PFM. At higher loads, the mode changes to PWM.

In PWM, the regulator operates as a constant frequency, current mode, full-synchronous converter using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst depends on how long it takes the inductor current to reach I_{PEAK-MIN}. The frequency of these bursts is adjusted to regulate the output, while diode emulation is used to maximize efficiency (see the *Glossary*). This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. This trades off very good light-load efficiency for larger output voltage ripple and variable switching frequency. Also, a small increase in output voltage occurs at light loads. The actual switching frequency and output voltage ripple depend on the input voltage, output voltage, and load.



Device Functional Modes (接下页)



8.4.2 Forced PWM Operation

The following select variant is a factory option made available for cases when constant frequency operation is more important than light load efficiency.

表 1. LMR36520 Device Variants with Fixed Frequency Operation at No Load


ORDERABLE PART NUMBER OUTPUT CURRENT		FPWM	f _{SW}
LMR36520FADDAR	2 A	Yes	400 kHz

In FPWM operation, the diode emulation feature is turned off. This means that the device remains in CCM under light loads. Under conditions where the device must reduce the on-time or off-time below the ensured minimum to maintain regulation, the frequency reduces to maintain the effective duty cycle required for regulation. This occurs for very high and very low input and output voltage ratios. In FPWM mode, a limited reverse current is allowed through the inductor, allowing power to pass from the output of the regulator to the input of the regulator. Note that in FPWM mode, larger currents pass through the inductor, if lightly loaded, than in auto mode. Once loads are heavy enough to necessitate CCM operation, FPWM mode has no measurable effect on regulator operation.

8.4.3 Dropout

The dropout performance of any buck regulator is affected by the R_{DSON} of the power MOSFETs, the DC resistance of the inductor, and the maximum duty cycle that the controller can achieve. As the input voltage is reduced to the output voltage, the off-time of the high-side MOSFET starts to approach the minimum value. Beyond this point, the switching can become erratic and the output voltage falls out of regulation. To avoid this problem, the LMR36520 automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation. In this data sheet, the dropout voltage is defined as the difference between the input and output voltage when the output has dropped by 1% of the nominal value. Under this condition, the switching frequency has dropped to its minimum value of about 140 kHz. Note that the 0.4 V short circuit detection threshold is not activated when in dropout mode.





8.4.4 Minimum Switch On-Time

Every switching regulator has a minimum controllable on-time dictated by the inherent delays and blanking times associated with the control circuits. This imposes a minimum switch duty cycle, therefore, a minimum conversion ratio. The constraint is encountered at high input voltages and low output voltages. To help extend the minimum controllable duty cycle, the LMR36520 automatically reduces the switching frequency when the minimum on-time limit is reached. This way, the converter can regulate the lowest programmable output voltage at the maximum input voltage. An estimate for the approximate input voltage, for a given output voltage, before frequency foldback occurs is found in 公式 2. As the input voltage is increased, the switch on-time (duty cycle) reduces to regulate the output voltage. When the on-time reaches the limit, the switching frequency drops, while the on-time remains fixed.

$$V_{IN} \le \frac{V_{OUT}}{t_{ON} \cdot f_{SW}} \tag{2}$$



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMR36520 step-down DC-to-DC converter is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A. The following design procedure can be used to select components for the LMR36520.

注

All of the capacitance values given in the following application information refer to effective values; unless otherwise stated. The effective value is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias, the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum effective capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made in order to ensure that the minimum value of effective capacitance is provided.

9.2 Typical Application

shows a typical application circuit for the LMR36520. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick-start guide, ₹ 13 provides typical component values for a range of the most common output voltages.




图 13. Example Application Circuit



Typical Application (接下页)

表 2. Typical External Component Values

f _{SW} (kHz)	V _{OUT} (V)	L (µH)	NOMINAL C _{OUT} (RATED CAPACITANCE)	MINIMUM C _{OUT} (RATED CAPACITANCE)	$R_{FBT}\left(\Omega\right)$	R _{FBB} (Ω)	C _{IN}	C _{FF}
400	3.3	6.8	3 × 22 µF	3 x 22 µF	100 k	43.2 k	2 × 4.7 µF + 220 nF	None
400	5	10	2 × 22 µF	2 × 22 µF	100 k	24.9 k	2 × 4.7 µF + 220 nF	None
400	12	33	4 × 10 µF	4 × 10 μF	100 k	9.09 k	2 × 4.7 µF + 220 nF	None

- (1) Optimized for superior load transient performance from 0 to 100% rated load.
- (2) Optimized for size constrained end applications.

9.2.1 Design 1: Low Power 24-V, 2-A Buck Converter

9.2.1.1 Design Requirements

The following are example requirements for a typical 5-V or 3.3-V application. The input voltages are here for illustration purposes only. See the *Specifications* for the operating input voltage range.

表 3. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V to 24 V steady state, 4.2 V to 60-V transients
Output voltage	5 V
Maximum output current	0 A to 2 A
Switching frequency	400 kHz
Current consumption at 0-A load	Critical: Need to ensure low current consumption to reduce battery drain
Switching frequency at 0-A load	Not critical: Need fixed frequency operation at high load only

表 4. List of Components for Design 1

V _{OUT}	FREQUENCY	R _{FBB}	C _{OUT}	L	U1
5 V	400 kHz	24.9 kΩ	2 × 22 μF	10 µH	LMR36520
3.3 V	400 kHz	43.2 kΩ	3 × 22 μF	6.8 µH	LMR36520

9.2.1.2 Detailed Design Procedure

The following design procedure applies to 图 13 and 表 3.

9.2.1.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. The LMR36520 switching frequency is fixed internal to the IC, therefore, a value of 400 kHz is used in this design.

9.2.1.2.2 Setting the Output Voltage

The output voltage of LMR36520 is externally adjustable using a resistor divider network. The range of recommended output voltage is found in the *Recommended Operating Conditions*. The divider network is comprised of R_{FBT} and R_{FBB} , and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V_{REF} . The resistance of the divider is a compromise between excessive noise pickup and excessive loading of the output. Smaller values of resistance reduce noise sensitivity but also reduce the light-load efficiency. The recommended value for R_{FBT} is 100 kΩ with a maximum value of 1 MΩ. If a 1 MΩ is selected for R_{FBT} , then a feedforward capacitor must be used across this resistor to provide adequate loop phase margin (see the C_{FF} Selection section). Once R_{FBT} is selected, use $\Delta \vec{x}$ 3 to select R_{FBB} . V_{REF} is nominally 1 V.

$$R_{FBB} = \frac{R_{FBT}}{\left[\frac{V_{OUT}}{V_{REF}} - 1\right]}$$

(3)



For this 5-V example, values are: R_{FBT} = 100 $k\Omega$ and R_{FBB} = 24.9 $k\Omega$.

9.2.1.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Experience shows that the best value for inductor ripple current is 30% of the maximum load current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current. $\Delta \pm 4$ can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. This example uses K = 0.4 and with input voltage of 24 V, you can calculate an inductance of L = 12.37 μ H. The standard value of 10 μ H is selected.

$$L = \frac{\left(V_{IN} - V_{OUT}\right)}{f_{SW} \cdot K \cdot I_{OUTmax}} \cdot \frac{V_{OUT}}{V_{IN}}$$
(4)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{SC} . This ensures that the inductor does not saturate even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{LIMIT} , is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1 MHz. In any case, the inductor saturation current must not be less than the device low-side current limit, I_{LIMIT} . In order to avoid subharmonic oscillation, the inductance value must not be less than that given in $\Delta \vec{x}$ 5:

$$L_{MIN} \ge M \cdot \frac{V_{OUT}}{f_{SW}}$$

where

- L_{MIN} = minimum inductance (H)
- M = 0.42

9.2.1.2.4 Output Capacitor Selection

The value of the output capacitor and the respective ESR determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements rather than the output voltage ripple. 公式 6 can be used to estimate a lower bound on the total output capacitance, and an upper bound on the ESR that is required to meet a specified load transient.

$$C_{OUT} \ge \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[(1 - D) \cdot (1 + K) + \frac{K^2}{12} \cdot (2 - D) \right]$$

$$ESR \leq \frac{\left(2 + K\right) \cdot \Delta V_{OUT}}{2 \cdot \Delta I_{OUT} \left[1 + K + \frac{K^2}{12} \cdot \left(1 + \frac{1}{(1 - D)}\right)\right]}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

where

- ΔV_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = ripple factor from *Inductor Selection* (6)

Once the output capacitor and ESR have been calculated, 公式 7 can be used to check the output voltage ripple.

(5)



$$V_r \cong \Delta I_L \cdot \sqrt{\text{ESR}^2 + \frac{1}{\left(8 \cdot f_{SW} \cdot C_{OUT}\right)^2}}$$

where

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

In practice, the output capacitor has the most influence on the transient response and loop-phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000 µF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

9.2.1.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7-µF is required on the input of the LMR36520. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case size 220-nF ceramic capacitor must be used at the input, as close a possible to the regulator. This provides a high frequency bypass for the control circuits internal to the device. For this example, a 1 x 4.7-µF, 100-V, X7R (or better) ceramic capacitor is chosen. The 220 nF must also be rated at 100-V with an X7R dielectric.

It is often desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads/traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitors. The approximate RMS value of this current can be calculated from 公式 8 and must be checked against the manufacturer's maximum ratings.

$$I_{RMS} \cong \frac{I_{OUT}}{2}$$
 (8)

9.2.1.2.6 C_{BOOT}

The LMR36520 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100 nF and at least 16 V is required.

9.2.1.2.7 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1- μ F, 16-V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see the *Power-Good Flag Output* section). A value in the range of 10 k Ω to 100 k Ω is a good choice in this case. The nominal output voltage on VCC is 5 V.



9.2.1.2.8 C_{FF} Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. This is especially true when values of R_{FBT} > 100 kΩ are used. Large values of R_{FBT} , in combination with the parasitic capacitance at the FB pin, can create a small signal pole that interferes with the loop stability. A C_{FF} can help mitigate this effect. $\Delta \vec{x}$ 9 can be used to estimate the value of C_{FF} . The value found with $\Delta \vec{x}$ 9 is a starting point; use lower values to determine if any advantage is gained by the using a C_{FF} capacitor. The Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor Application Report is helpful when experimenting with a feedforward capacitor.

$$C_{FF} < \frac{V_{OUT} \cdot C_{OUT}}{120 \cdot R_{FBT} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}}$$
(9)

9.2.1.2.9 External UVLO




图 14. Setup for External UVLO Application

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN-H}} - 1\right) \cdot R_{ENB}$$

$$V_{OFF} = V_{ON} \cdot \left(1 - \frac{V_{EN-HYS}}{V_{EN}}\right)$$

where

9.2.1.2.10 Maximum Ambient Temperature

As with any power conversion device, the LMR36520 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, $R_{\theta JA}$, of the device and PCB combination. The maximum internal die temperature for the LMR36520 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. $\Delta \vec{x}$ 11 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of $R_{\theta JA}$ reduce the maximum available output current. The converter efficiency can be estimated using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, then interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of $R_{\theta JA}$ is more difficult to estimate. As stated in the *Semiconductor and IC Package Thermal Metrics Application Report*, the values given in *Thermal Information* are not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table were measured under a specific set of conditions that are rarely obtained in an actual application.



$$\left.I_{OUT}\right|_{MAX} = \frac{\left(T_{J} - T_{A}\right)}{R_{\theta JA}} \cdot \frac{\eta}{\left(1 - \eta\right)} \cdot \frac{1}{V_{OUT}}$$

where

•
$$\eta = \text{efficiency}$$
 (11)

The effective $R_{\theta JA}$ is a critical parameter and depends on many factors such as the following:

- Power dissipation
- Air temperature/flow
- PCB area
- · Cooper heat-sink area
- · Number of thermal vias under the package
- Adjacent component placement

A typical example of $R_{\theta JA}$ versus copper board area can be found in \boxtimes 15. Note that the data given in this graph is for illustration purposes only, and the actual performance in any given application depends on all of the factors mentioned above.




图 15. $R_{\theta JA}$ versus Copper Board Area


Use the following resources as guides to optimal thermal PCB design and estimate $R_{\theta JA}$ for a given application environment:

- Thermal Design by Insight not Hindsight Application Report
- · Semiconductor and IC Package Thermal Metrics Application Report
- Thermal Design Made Simple with LM43603 and LM43602 Application Report
- Using New Thermal Metrics Application Report




9.2.2 Application Curves


Unless otherwise specified, the following conditions apply: $V_{IN} = 24 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$. \boxtimes 32 shows the circuit with the appropriate BOM from $\frac{1}{5}$ 5.
















图 32. Circuit for Typical Application Curves

表 5. BOM for Typical Application Curves

V _{OUT}	FREQUENCY	٦	C _{OUT}	R _{FBT}	R _{FBB}	C _{FF}	IC
3.3 V	400 kHz	$6.8~\mu H, 29.45~m\Omega$	3 x 22 μF, 25V	46.4 kΩ	20.0 kΩ	None	LMR36520A
5 V	400 kHz	10 μH, 29.82 m Ω	2 x 22 µF, 25V	34.0 kΩ + 46.4 kΩ	20.0 kΩ	None	LMR36520A
12 V	400 kHz	33 μH, 57 mΩ	3 x 22 μF, 25V	100 kΩ	9.09 kΩ	None	LMR36520A

9.3 What to Do and What Not to Do

- Do not allow the EN input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Do not use the thermal data given in the *Thermal Information* table to design your application.



10 Power Supply Recommendations

The characteristics of the input supply must be compatible with the *Specifications* found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with 公式 12.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

where

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shutdown and reset. The best way to solve these kind of issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help damp the input resonant circuit and reduce any overshoots. A value in the range of 20 μ F to 100 μ F is usually sufficient to provide input damping and help hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. The AN-2162 Simple Success With Conducted EMI From DC/DC Converters User's Guide provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device and back into the input. This uncontrolled current flow can damage the device.



11 Layout

11.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitors and power ground, as shown in \$\mathbb{Z}\$ 33. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. \$\mathbb{Z}\$ 34 shows a recommended layout for the critical components of the LMR36520.

- 1. Place the input capacitors as close as possible to the VIN and GND terminals. VIN and GND pins are adjacent, simplifying the input capacitor placement.
- 2. Place the bypass capacitor for VCC close to the VCC pin. This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- 3. Use wide traces for the C_{BOOT} capacitor. Place C_{BOOT} close to the device with short, wide traces to the BOOT and SW pins. Route the SW pin to the N/C pin and used it to connect the BOOT capacitor to SW.
- 4. Place the feedback divider as close as possible to the FB pin of the device. Place R_{FBB}, R_{FBT}, and C_{FF}, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- 5. Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and also act as a heat dissipation path.
- 6. Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 7. Provide enough PCB area for proper heat-sinking. As stated in the Maximum Ambient Temperature section, enough copper area must be used to ensure a low R_{0JA}, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper; and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 8. *Keep the switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies Application Report
- Simple Switcher PCB Layout Guidelines Application Report
- Constructing Your Power Supply- Layout Considerations Seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report



Layout Guidelines (接下页)




图 33. Current Loops with Fast Edges

11.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the PGND pin to the ground planes using vias next to the bypass capacitors. The PGND pin is connected directly to the source of the low-side MOSFET switch and is also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use it for sensitive routes.

Use as much copper as possible for the system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.



11.2 Layout Example




图 34. Example Layout



12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

- 《直流/直流转换器封装和引脚排列设计如何提高汽车 EMI 性能》 博客文章
- 降压转换器简介 特性: UVLO、启用、软启动和电源正常状态 培训视频
- 降压转换器简介:了解模式转换 培训视频
- 降压转换器简介:最小导通时间和最小关闭时间运行培训视频
- 降压转换器简介:了解静态电流规格 培训视频
- 直流/直流转换器热性能与小解决方案尺寸之间的折衷 培训视频
- 利用 HotRod 封装降低 EMI 并减小解决方案尺寸 培训视频

12.2 文档支持

12.2.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《设计高性能、低 EMI 的汽车电源》 应用报告
- 德州仪器 (TI), 《Simple Switcher PCB 布局指南》 应用报告
- 德州仪器 (TI), 《构建电源之布局注意事项》 研讨会
- 德州仪器 (TI), 《使用 LM4360x 与 LM4600x 简化低辐射 EMI 布局》 应用报告
- 德州仪器 (TI), 《半导体和 IC 封装热指标》 应用报告
- 德州仪器 (TI), 《通过 LM43603 和 LM43602 简化热设计》 应用报告

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 商标

E2E is a trademark of Texas Instruments.

SIMPLE SWITCHER is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 2-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LMR36520ADDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	36520A
LMR36520FADDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	36520F

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司