











LM2734
ZHCSIO6K – SEPTEMBER 2004 – REVISED SEPTEMBER 2018

LM2734 薄型 SOT 1A 负载降压直流/直流稳压器

1 特性

- 薄型 SOT-6 封装
- 3V 至 20V 输入电压范围
- 0.8V 至 18V 输出电压范围
- 1A 输出电流
- 550kHz (LM2734Y) 和 1.6MHz (LM2734X) 开关频率
- 300mΩ NMOS 开关
- 30nA 关断电流
- 0.8V 2% 内部电压基准
- 内部软启动
- 电流模式, PWM 运行
- 热关断
- 使用 LM2734 并借助 WEBENCH® 电源设计器创建 定制设计

2 应用

- 本地负载点稳压
- 硬盘内的核心电源
- 机顶盒
- 电池供电设备
- USB 供电类器件
- DSL 调制解调器
- 笔记本电脑

典型应用电路 V_{IN} ON C1 V_{IN} BOOST C3 L1 C2 V_{OUT} C2 V_{OUT} C2 V_{OUT} R1 R2 R2

3 说明

LM2734 稳压器是一款采用 6 引脚薄型 SOT 封装的高效 PWM 降压直流/直流转换器。该器件可提供所有有效功能,从而通过尽可能小的 PCB 面积提供具有快速瞬变响应和精确调节功能的本地直流/直流转换。

LM2734 稳压器采用最少的外部组件以及通过 WEBENCH 提供的在线设计支持,非常简单易用。该 器件能够通过采用最先进的 0.5μm BiCMOS 技术的内部 300mΩ NMOS 开关来驱动 1A 负载,从而实现最佳的功率密度。世界级的控制电路可实现低至 13ns 的导通时间,从而在整个 3V 至 20V 输入工作范围内支持极高频转换,最低输出电压为 0.8V。开关频率在内部设置为 550kHz (LM2734Y) 或 1.6MHz (LM2734X),从而允许使用极小的表面贴装电感器和片式电容器。尽管工作频率很高,但仍可以轻松实现高达 90% 的效率。具备外部关断功能,因此具有 30nA 的超低待机电流。


LM2734 稳压器使用电流模式控制和内部补偿在各种运行条件下提供高性能调节。其他 功能 包括用于减小浪涌电流的内部软启动电路、逐脉冲电流限制、热关断和输出过压保护。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LM2734	SOT (6)	2.90mm × 1.60mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

效率与负载电流间的关系 $V_{IN} = 5V$, $V_{OUT} = 3.3V$



Page



П	_
п	- TA
_	чĸ
н	~ 1

1	特性 1	8	Application and Implementation	11
2	应用1		8.1 Application Information	11
3			8.2 Typical Applications	
4	修订历史记录 2	9	Power Supply Recommendations	29
5	Pin Configuration and Functions	10	Layout	29
6	Specifications4		10.1 Layout Guidelines	29
-	6.1 Absolute Maximum Ratings		10.2 Layout Example	30
	6.2 ESD Ratings	11	器件和文档支持	31
	6.3 Recommended Operating Conditions		11.1 开发支持	31
	6.4 Thermal Information		11.2 接收文档更新通知	
	6.5 Electrical Characteristics5		11.3 社区资源	
	6.6 Typical Characteristics6		11.4 第三方产品免责声明	
7	Detailed Description 8		11.5 商标	31
	7.1 Overview 8		11.6 静电放电警告	31
	7.2 Functional Block Diagram 9		11.7 术语表	31
	7.3 Feature Description9	12	机械、封装和可订购信息	31
	7.4 Device Functional Modes			

4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision J (December 2014) to Revision KPage• 己删除 删除了汽车内容,将其移至单独的数据表 SNVSB801• 己添加 添加了 Webench 链接1• Changed Abs Max FB voltage max. from "-0.3 V" to "3 V"4

Changes from Revision I (April 2013) to Revision J



5 Pin Configuration and Functions



Pin Functions

PIN NAME NO.			DESCRIPTION	
		1/0		
BOOST	OST 1 Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between the BOOST and SW pins.		Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between the BOOST and SW pins.	
GND	2 GND Signal and Power ground pin. Place the bottom resistor of the feedback network as close possible to this pin for accurate regulation.			
FB	3	I	Feedback pin. Connect FB to the external resistor divider to set output voltage.	
EN 4 I		I	Enable control input. Logic high enables operation. Do not allow this pin to float or be great than V_{IN} + 0.3 V.	
V _{IN}	5	I	Input supply voltage. Connect a bypass capacitor to this pin.	
SW 6 Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.		Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) $^{(1)(2)}$

	MIN	MAX	UNIT
V_{IN}	-0.5	24	V
SW voltage	-0.5	24	V
Boost voltage	-0.5	30	V
Boost to SW voltage	-0.5	6	V
FB voltage	-0.5	3	V
EN voltage	-0.5	$V_{IN} + 0.3$	V
Junction temperature		150	°C
Soldering information reflow peak pkg. temp.(15s)		260	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 (1)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
V _{IN}	3	20	V
SW voltage	-0.5	20	V
Boost voltage	-0.5	25	V
Boost to SW voltage	1.6	5.5	V
Junction temperature	-40	125	°C

6.4 Thermal Information

		LM2734	
	THERMAL METRIC ⁽¹⁾	DDC (SOT-23-THIN)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	158.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	29.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



6.5 Electrical Characteristics

 V_{IN} = 5V, V_{BOOST} - V_{SW} = 5V unless otherwise specified. Datasheet min/max specification limits are ensured by design, test, or statistical analysis.


	PARAMETER TEST CONDITIONS		T _J = 25°C		$T_{\rm J} = -40$	LINUT	
	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾ TYP ⁽²⁾ MAX ⁽¹⁾		MIN	TYP MAX	UNIT
V _{FB}	Feedback Voltage		0.800		0.784	0.816	V
$\Delta V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	V _{IN} = 3V to 20V	0.01				% / V
I _{FB}	Feedback Input Bias Current	Sink/Source	10			250	nA
	Undervoltage Lockout	V _{IN} Rising	2.74			2.90	
UVLO	Undervoltage Lockout	V _{IN} Falling	2.3		2		V
	UVLO Hysteresis		0.44		0.30	0.62	
_	Curitohing Fraguency	LM2734X	1.6		1.2	1.9	N 41 1-
F_{SW}	Switching Frequency	LM2734Y	0.55		0.40	0.66	MHz
_	Maximum Duty Cycle	LM2734X	92		85%		
D_{MAX}		LM2734Y	96		90%		
5	Minimum Duty Cycle	LM2734X	2%				
D _{MIN}		LM2734Y	1%				
R _{DS(ON)}	Switch ON Resistance	V _{BOOST} - V _{SW} = 3V	300			600	mΩ
I _{CL}	Switch Current Limit	$V_{BOOST} - V_{SW} = 3V$	1.7		1.2	2.5	Α
	Quiescent Current	Switching	1.5			2.5	mA
IQ	Quiescent Current (shutdown)	V _{EN} = 0V	30				nA
	T Boost Pin Current	LM2734X (50% Duty Cycle)	2.5			3.5	A
I _{BOOST}		LM2734Y (50% Duty Cycle)	1.0			1.8	- mA
V	Shutdown Threshold Voltage	V _{EN} Falling				0.4	V
V _{EN_TH}	Enable Threshold Voltage	V _{EN} Rising			1.8		V
I _{EN}	Enable Pin Current	Sink/Source	10				nA
I _{SW}	Switch Leakage		40				nA

Specified to Average Outgoing Quality Level (AOQL). Typicals represent the most likely parametric norm.

TEXAS INSTRUMENTS

6.6 Typical Characteristics

All curves taken at V_{IN} = 5 V, $V_{BOOST} - V_{SW}$ = 5 V and T_A = 25°C, unless specified otherwise.







Figure 1. Oscillator Frequency vs Temperature - L1 = $4.7 \mu H$

Figure 2. Oscillator Frequency vs Temperature - L1 = 10 μ H







Figure 3. Current Limit vs Temperature

Figure 4. Current Limit vs Temperature $V_{IN} = 20 \text{ V}$







Figure 5. V_{FB} vs Temperature

Figure 6. R_{DSON} vs Temperature



Typical Characteristics (continued)

All curves taken at $V_{IN} = 5 \text{ V}$, $V_{BOOST} - V_{SW} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$, unless specified otherwise.








Figure 8. Line Regulation - L1 = 4.7 μ H V_{OUT} = 1.5 V, I_{OUT} = 500 mA




Figure 9. Line Regulation - L1 = 10 μH V_{OUT} = 1.5 V, I_{OUT} = 500 mA




Figure 10. Line Regulation - L1 = 4.7 μ H V_{OUT} = 3.3 V, I_{OUT} = 500 mA




Figure 11. Line Regulation - L1 = 10 μ H V_{OUT} = 3.3 V, I_{OUT} = 500 mA

7 Detailed Description

7.1 Overview

The LM2734 device is a constant frequency PWM buck regulator IC that delivers a 1-A load current. The regulator has a preset switching frequency of either 550 kHz (LM2734Y) or 1.6 MHz (LM2734X). These high frequencies allow the LM2734 device to operate with small surface-mount capacitors and inductors, resulting in DC/DC converters that require a minimum amount of board space. The LM2734 device is internally compensated, so it is simple to use, and requires few external components. The LM2734 device uses current-mode control to regulate the output voltage.

The following operating description of theLM2734 device will refer to the Simplified Block Diagram () and to the waveforms in Figure 12. The LM2734 device supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN} , and the inductor current (I_L) increases with a linear slope. I_L is measured by the current-sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF} . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through Schottky diode D1, which forces the SW pin to swing below ground by the forward voltage (V_D) of the catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.





Figure 12. LM2734 Waveforms of SW Pin Voltage and Inductor Current



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Output Overvoltage Protection

The overvoltage comparator compares the FB pin voltage to a voltage that is 10% higher than the internal reference Vref. Once the FB pin voltage goes 10% above the internal reference, the internal NMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

7.3.2 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LM2734 from operating until the input voltage exceeds 2.74 V (typical).

The UVLO threshold has approximately 440 mV of hysteresis, so the part will operate until V_{IN} drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if V_{IN} is nonmonotonic.

7.3.3 Current Limit

The LM2734 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.7 A (typical), and turns off the switch until the next switching cycle begins.

7.3.4 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch does not turn on until the junction temperature drops to approximately 150°C.



7.4 Device Functional Modes

7.4.1 Enable Pin / Shutdown Mode

The LM2734 has a shutdown mode that is controlled by the enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 30 nA. Switch leakage adds another 40 nA from the input supply. The voltage at this pin must never exceed $V_{IN} + 0.3 \text{ V}$.

7.4.2 Soft Start

This function forces V_{OUT} to increase at a controlled rate during start up. During soft start, the error amplifier's reference voltage ramps from 0 V to its nominal value of 0.8 V in approximately 200 μ s. This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current. Under some circumstances at start-up, an output voltage overshoot may still be observed. This may be due to a large output load applied during start-up. Large amounts of output external capacitance can also increase output voltage overshoot. A simple solution is to add a feed forward capacitor with a value between 470 pf and 1000 pf across the top feedback resistor (R1). See Figure 23 for further detail.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Boost Function

Capacitor C_{BOOST} and diode D2 in Figure 13 are used to generate a voltage V_{BOOST} . V_{BOOST} - V_{SW} is the gate drive voltage to the internal NMOS control switch. To properly drive the internal NMOS switch during its on-time, V_{BOOST} needs to be at least 1.6 V greater than V_{SW} . Although the LM2734 device will operate with this minimum voltage, it may not have sufficient gate drive to supply large values of output current. Therefore, it is recommended that V_{BOOST} be greater than 2.5 V above V_{SW} for best efficiency. $V_{BOOST} - V_{SW}$ should not exceed the maximum operating limit of 5.5 V.

 $5.5 \text{ V} > \text{V}_{\text{BOOST}} - \text{V}_{\text{SW}} > 2.5 \text{ V}$ for best performance.




Figure 13. V_{OUT} Charges C_{BOOST}

When the LM2734 device starts up, internal circuitry from the BOOST pin supplies a maximum of 20 mA to C_{BOOST} . This current charges C_{BOOST} to a voltage sufficient to turn the switch on. The BOOST pin continues to source current to C_{BOOST} until the voltage at the feedback pin is greater than 0.76 V.

There are various methods to derive V_{BOOST}:

- From the input voltage (V_{IN})
- 2. From the output voltage (VOLT)
- 3. From an external distributed voltage rail (V_{EXT})
- 4. From a shunt or series Zener diode

In the simplified block diagram of *Functional Block Diagram*, capacitor C_{BOOST} and diode D2 supply the gate-drive current for the NMOS switch. Capacitor C_{BOOST} is charged via diode D2 by V_{IN} . During a normal switching cycle, when the internal NMOS control switch is off (T_{OFF}) (refer to Figure 12), V_{BOOST} equals V_{IN} minus the forward voltage of D2 (V_{FD2}) , during which the current in the inductor (L) forward biases the Schottky diode D1 (V_{FD1}) . Therefore, the voltage stored across C_{BOOST} is:

$$V_{BOOST} - V_{SW} = V_{IN} - V_{FD2} + V_{FD1}$$
 (1)

When the NMOS switch turns on (T_{ON}), the switch pin rises to:

$$V_{SW} = V_{IN} - (R_{DSON} \times I_L), \tag{2}$$

forcing V_{BOOST} to rise thus reverse biasing D2. The voltage at V_{BOOST} is then:

$$V_{BOOST} = 2 V_{IN} - (R_{DSON} \times I_L) - V_{FD2} + V_{FD1}$$
(3)

which is approximately:

$$2V_{IN} - 0.4 V \tag{4}$$



Application Information (continued)

for many applications. Thus the gate-drive voltage of the NMOS switch is approximately:

$$V_{IN} - 0.2 \text{ V}$$
 (5)

An alternate method for charging C_{BOOST} is to connect D2 to the output as shown in Figure 13. The output voltage should be from 2.5 V and 5.5 V, so that proper gate voltage will be applied to the internal switch. In this circuit, C_{BOOST} provides a gate drive voltage that is slightly less than V_{OUT} .

In applications where both V_{IN} and V_{OUT} are greater than 5.5 V, or less than 3 V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} to V_{OUT} are greater than 5.5 V, C_{BOOST} can be charged from V_{IN} or V_{OUT} minus a Zener voltage by placing a Zener diode D3 in series with D2, as shown in Figure 14. When using a series Zener diode from the input, ensure that the regulation of the input supply does not create a voltage that falls outside the recommended V_{BOOST} voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V \tag{6}$$

$$(V_{\text{INMIN}} - V_{D3}) > 1.6 \text{ V}$$
 (7)




Figure 14. Zener Reduces Boost Voltage from VIN

An alternative method is to place the Zener diode D3 in a shunt configuration as shown in Figure 15. A small 350 mW to 500 mW 5.1-V Zener diode in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1- μ F capacitor (C4) should be placed in parallel with the Zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1- μ F parallel shunt capacitor ensures that the V_{BOOST} voltage is maintained during this time.

Resistor R3 should be chosen to provide enough RMS current to the Zener diode (D3) and to the BOOST pin. A recommended choice for the Zener current (I_{ZENER}) is 1 mA. The current I_{BOOST} into the BOOST pin supplies the gate current of the NMOS control switch and varies typically according to the following formula for the X version:

$$I_{BOOST} = 0.56 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \text{ mA}$$
 (8)

I_{BOOST} can be calculated for the Y version using the following:

$$I_{BOOST} = 0.22 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \mu A$$
 (9)

where D is the duty cycle, V_{ZENER} and V_{D2} are in volts, and I_{BOOST} is in milliamps. V_{ZENER} is the voltage applied to the anode of the boost diode (D2), and V_{D2} is the average forward voltage across D2. Note that this formula for I_{BOOST} gives typical current. For the worst case I_{BOOST} , increase the current by 40%. In that case, the worst case boost current will be:

$$I_{\text{BOOST-MAX}} = 1.4 \times I_{\text{BOOST}} \tag{10}$$

R3 will then be given by:

$$R3 = (V_{IN} - V_{ZENER}) / (1.4 \times I_{BOOST} + I_{ZENER})$$
(11)

For example, using the X-version let $V_{IN} = 10 \text{ V}$, $V_{ZENER} = 5 \text{ V}$, $V_{D2} = 0.7 \text{ V}$, $I_{ZENER} = 1 \text{ mA}$, and duty cycle D = 50%. Then:

$$I_{BOOST} = 0.56 \times (0.5 + 0.54) \times (5 - 0.7) \text{ mA} = 2.5 \text{ mA}$$
 (12)

$$R3 = (10 \text{ V} - 5 \text{ V}) / (1.4 \times 2.5 \text{ mA} + 1 \text{ mA}) = 1.11 \text{ k}\Omega$$
 (13)



Application Information (continued)




Figure 15. Boost Voltage Supplied from the Shunt Zener on $V_{\rm IN}$

8.2 Typical Applications

8.2.1 LM2734X (1.6 MHz) V_{BOOST} Derived from V_{IN} 5V to 1.5 V/1 A




Figure 16. LM2734X (1.6 MHz) V_{BOOST} Derived from V_{IN} 5 V to 1.5-V/1-A Schematic

8.2.1.1 Design Requirements

Derive charge for V_{BOOST} from the input supply (V_{IN}). $V_{BOOST} - V_{SW}$ should not exceed the maximum operating limit of 5.5V.

8.2.1.2 Detailed Design Procedure

Table 1. Bill of Materials for Figure 16

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734X
C1, Input Cap	10 μF, 6.3V, X5R	TDK	C3216X5ROJ106M
C2, Output Cap	10 μF, 6.3V, X5R	TDK	C3216X5ROJ106M
C3, Boost Cap	0.01 uF, 16V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.3 V _F Schottky 1 A, 10 VR	ON Semi	MBRM110L
D2, Boost Diode	1V _F @ 50-mA Diode	Diodes, Inc.	1N4148W
L1	4.7μH, 1.7A,	TDK	VLCF4020T- 4R7N1R2
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM2734 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.



8.2.1.2.2 Inductor Selection

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V_O) to input voltage (V_{IN}):

$$D = \frac{V_O}{V_{IN}} \tag{14}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal NMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_O + V_D}{V_{IN} + V_D - V_{SW}}$$
(15)

V_{SW} can be approximated by:

$$V_{SW} = I_O \times R_{DS(ON)} \tag{16}$$

The diode forward drop (V_D) can range from 0.3 V to 0.7 V depending on the quality of the diode. The lower V_D is, the higher the operating efficiency of the converter.

The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current. The ratio of ripple current (Δi_L) to output current (I_O) is optimized when it is set between 0.3 and 0.4 at 1 A. The ratio r is defined as:

$$r = \frac{\Delta i_L}{I_O} \tag{17}$$

One must also ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated as shown in Equation 18:

$$I_{LPK} = I_O + \Delta I_L/2 \tag{18}$$

If r = 0.5 at an output of 1 A, the peak current in the inductor will be 1.25 A. The minimum specified current limit over all operating conditions is 1.2 A. One can either reduce r to 0.4 resulting in a 1.2-A peak current, or make the engineering judgement that 50 mA over is safe enough with a 1.7-A typical current limit and 6 sigma limits. When the designed maximum output current is reduced, the ratio r can be increased. At a current of 0.1 A, r can be made as high as 0.9. The ripple ratio can be increased at lighter loads because the net ripple is actually quite low, and if r remains constant the inductor value can be made quite large. An equation empirically developed for the maximum ripple ratio at any current less than 2 A is:

$$r = 0.387 \times I_{OUT}^{-0.3667}$$
 (19)

Note that this is just a guideline.

The LM2734 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See *Output Capacitor* for more details on calculating output voltage ripple.

Now that the ripple current or ripple ratio is determined, the inductance is calculated as shown in Equation 20:

$$L = \frac{V_O + V_D}{I_O \times r \times f_S} \times (1-D)$$

where

• f_s is the switching frequency

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, it necessary to specify the peak current of the inductor only for the required maximum output current. For example, if the designed maximum output current is 0.5 A and the peak current is 0.7 A, then the inductor should be specified with a saturation current limit of >0.7 A.



There is no need to specify the saturation or peak current of the inductor at the 1.7-A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LM2734, ferrite based inductors are preferred to minimize core losses. This presents little restriction because the variety of ferrite based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductors see example circuits.

8.2.1.2.3 Input Capacitor

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 10 μ F, although 4.7 μ F is sufficient for input voltages below 6 V. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{RMS-IN} = I_O \times \sqrt{D \times (1-D + \frac{r^2}{12})}$$
 (21)

From Equation 21 from the above equation that maximum RMS capacitor current occurs when D = 0.5. Always calculate the RMS at the point where the duty cycle, D, is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LM2734 device, certain capacitors may have an ESL so large that the resulting impedance (2π fL) will be higher than that required to provide stable operation. As a result, surface-mount capacitors are strongly recommended. Sanyo POSCAP, Tantalum or Niobium, Panasonic SP or Cornell Dubilier ESR, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult the capacitor manufacturer data sheet to see how rated capacitance varies over operating conditions.

8.2.1.2.4 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{O} = \Delta i_{L} \times (R_{ESR} + \frac{1}{8 \times f_{S} \times C_{O}})$$
(22)

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LM2734 device, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Because the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 10 μ F of output capacitance. Capacitance can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

Check the RMS current rating of the capacitor. The RMS current rating of the capacitor chosen must also meet the following condition:

$$I_{\text{RMS-OUT}} = I_0 \times \frac{r}{\sqrt{12}}$$
 (23)

8.2.1.2.5 Catch Diode

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_{O} \times (1-D)$$
 (24)



The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency choose a Schottky diode with a low forward voltage drop.

8.2.1.2.6 Boost Diode

A standard diode such as the 1N4148 type is recommended. For V_{BOOST} circuits derived from voltages less than 3.3 V, a small-signal Schottky diode is recommended for greater efficiency. A good choice is the BAT54 small signal diode.

8.2.1.2.7 Boost Capacitor

A ceramic 0.01-µF capacitor with a voltage rating of at least 16 V is sufficient. The X7R and X5R MLCCs provide the best performance.



8.2.1.2.8 Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_O and the FB pin. A good value for R2 is 10 k Ω .

$$R1 = \left(\frac{V_O}{V_{REF}} - 1\right) \times R2 \tag{25}$$

8.2.1.3 Application Curves




Figure 17. Efficiency vs Load Current - L1 = 4.7 μ H V_{OUT} = 5 V




Figure 18. Efficiency vs Load Current - L1 = 10 μ H V_{OUT} = 5 V




Figure 19. Efficiency vs Load Current - L1 = 4.7 μ H V_{OUT} = 3.3 V





Figure 20. Efficiency vs Load Current - L1 = 10 μ H V_{OUT} = 3.3 V








Figure 21. Efficiency vs Load Current - L1 = 4.7 μ H V_{OUT} = 1.5 V

Figure 22. Efficiency vs Load Current - L1 = 10 μ H V_{OUT} = 1.5 V

8.2.2 LM2734X (1.6 MHz) V_{BOOST} Derived from V_{OUT} 12 V to 3.3 V /1 A




Figure 23. LM2734X (1.6 MHz) V_{BOOST} Derived from V_{OUT} 12 V to 3.3 V /1-A Schematic

8.2.2.1 Design Requirements

Derive charge for V_{BOOST} from the output voltage, (V_{OUT}) . The output voltage should be between 2.5 V and 5.5 V.

8.2.2.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 2. Bill of Materials for Figure 23

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734X
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
CFF	1000 pF 25 V	TDK	C0603X5R1E102K
D1, Catch Diode	0.34 V _F Schottky 1 A, 30 VR	Vishay	SS1P3L
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W
L1	4.7μH, 1.7 A	TDK	VLCF4020T- 4R7N1R2
R1	31.6 kΩ, 1%	Vishay	CRCW06033162F
R2	10 kΩ, 1%	Vishay	CRCW06031002F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

8.2.2.3 Application Curves



8.2.3 LM2734X (1.6 MHz) V_{BOOST} Derived from V_{SHUNT} 18 V to 1.5 V /1 A




Figure 24. LM2734X (1.6 MHz) V_{BOOST} Derived from V_{SHUNT} 18 V to 1.5 V /1-A Schematic

8.2.3.1 Design Requirements

An alternative method when V_{IN} is greater than 5.5 V is to place the zener diode D3 in a shunt configuration. A small 350 mW to 500 mW 5.1 V zener in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1 μ F capacitor (C4) should be placed in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1 μ F parallel shunt capacitor ensures that the V_{BOOST} voltage is maintained during this time.

8.2.3.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 3. Bill of Materials for Figure 24

145.5 0. 5 0					
PART VALUE	MANUFACTURER	PART NUMBER			
1-A Buck Regulator	Texas Instruments	LM2734X			
10 μF, 25 V, X7R	TDK	C3225X7R1E106M			
22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M			
0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K			
0.1 μF, 6.3 V, X5R	TDK	C1005X5R0J104K			
0.4 V _F Schottky 1 A, 30 VR	Vishay	SS1P3L			
1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W			
5.1 V 250 Mw SOT	Vishay	BZX84C5V1			
6.8 μH, 1.6 A,	TDK	SLF7032T-6R8M1R6			
8.87 kΩ, 1%	Vishay	CRCW06038871F			
10.2 kΩ, 1%	Vishay	CRCW06031022F			
100 kΩ, 1%	Vishay	CRCW06031003F			
4.12 kΩ, 1%	Vishay	CRCW06034121F			
	PART VALUE 1-A Buck Regulator 10 μF, 25 V, X7R 22 μF, 6.3 V, X5R 0.01 μF, 16 V, X7R 0.1 μF, 6.3 V, X5R 0.4 V _F Schottky 1 A, 30 VR 1 V _F @ 50-mA Diode 5.1 V 250 Mw SOT 6.8 μH, 1.6 A, 8.87 kΩ, 1% 10.2 kΩ, 1% 100 kΩ, 1%	PART VALUEMANUFACTURER1-A Buck RegulatorTexas Instruments10 μF, 25 V, X7RTDK22 μF, 6.3 V, X5RTDK0.01 μF, 16 V, X7RTDK0.1 μF, 6.3 V, X5RTDK0.4 VF Schottky 1 A, 30 VRVishay1 VF @ 50-mA DiodeDiodes, Inc.5.1 V 250 Mw SOTVishay6.8 μH, 1.6 A,TDK8.87 kΩ, 1%Vishay10.2 kΩ, 1%Vishay100 kΩ, 1%Vishay			

8.2.3.3 Application Curves

8.2.4 LM2734X (1.6 MHz) V_{BOOST} Derived from Series Zener Diode (V_{IN}) 15 V to 1.5 V / 1 A




Figure 25. LM2734X (1.6 MHz) V_{BOOST} Derived from Series Zener Diode (V_{IN}) 15 V to 1.5 V / 1-A Schematic

8.2.4.1 Design Requirements

In applications where both V_{IN} and V_{OUT} are greater than 5.5 V, or less than 3 V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} is greater than 5.5 V, C_{BOOST} can be charged from V_{IN} minus a zener voltage by placing a zener diode D3 in series with D2. When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended V_{BOOST} voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V \tag{26}$$

$$(V_{INMIN} - V_{D3}) > 1.6 \text{ V}$$
 (27)

8.2.4.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 4. Bill of Materials for Figure 25

PART ID	PART VALUE	MANUFACTURER	PART NUMBER		
U1	1-A Buck Regulator	Texas Instruments	LM2734X		
C1, Input Cap	10 μF, 25V, X7R	TDK	C3225X7R1E106M		
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M		
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K		
D1, Catch Diode	0.4 V _F Schottky 1 A, 30 VR	Vishay	SS1P3L		
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W		
D3, Zener Diode	11 V 350 Mw SOT	Diodes, Inc.	BZX84C11T		
L1	6.8 μH, 1.6 A,	TDK	SLF7032T-6R8M1R6		
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F		
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F		
R3	100 kΩ, 1%	Vishay	CRCW06031003F		

8.2.4.3 Application Curves



8.2.5 LM2734X (1.6 MHz) V_{BOOST} Derived from Series Zener Diode (V_{OUT}) 15 V to 9 V /1 A




Figure 26. LM2734X (1.6 MHz) V_{BOOST} Derived from Series Zener Diode (V_{OUT}) 15 V to 9 V /1-A Schematic

8.2.5.1 Design Requirements

In applications where both V_{IN} and V_{OUT} are greater than 5.5 V, or less than 3 V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} and V_{OUT} are greater than 5.5 V, C_{BOOST} can be charged from V_{OUT} minus a zener voltage by placing a zener diode D3 in series with D2.

8.2.5.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 5. Bill of Materials for Figure 26

PART ID	PART VALUE	MANUFACTURER	PART NUMBER		
U1	1-A Buck Regulator	Texas Instruments	LM2734X		
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M		
C2, Output Cap	22 μF, 16 V, X5R	TDK	C3216X5R1C226M		
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K		
D1, Catch Diode	0.4 V _F Schottky 1 A, 30 VR	Vishay	SS1P3L		
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W		
D3, Zener Diode	4.3 V 350-mw SOT	Diodes, Inc.	BZX84C4V3		
L1	6.8 μH, 1.6 A,	TDK	SLF7032T-6R8M1R6		
R1	102 kΩ, 1%	Vishay	CRCW06031023F		
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F		
R3	100 kΩ, 1%	Vishay	CRCW06031003F		

8.2.5.3 Application Curves

8.2.6 LM2734Y (550 kHz) V_{BOOST} Derived from V_{IN} 5 V to 1.5 V / 1 A




Figure 27. LM2734Y (550 kHz) V_{BOOST} Derived from V_{IN} 5 V to 1.5 V / 1-A Schematic

8.2.6.1 Design Requirements

Derive charge for V_{BOOST} from the input supply (V_{IN}). $V_{BOOST} - V_{SW}$ should not exceed the maximum operating limit of 5.5 V.

8.2.6.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 6. Bill of Materials for Figure 27

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734Y
C1, Input Cap	10 μF, 6.3 V, X5R	TDK	C3216X5ROJ106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.3 V _F Schottky 1 A, 10 VR	ON Semi	MBRM110L
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W
L1	10 μH, 1.6 A,	TDK	SLF7032T-100M1R4
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

8.2.6.3 Application Curves



8.2.7 LM2734Y (550 kHz) V_{BOOST} Derived from V_{OUT} 12 V to 3.3 V / 1 A




Figure 28. LM2734Y (550 kHz) V_{BOOST} Derived from V_{OUT} 12 V to 3.3 V / 1 A Schematic

8.2.7.1 Design Requirements

Derive charge for V_{BOOST} from the output voltage, (V_{OUT}). The output voltage should be between 2.5 V and 5.5 V.

8.2.7.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 7. Bill of Materials for Figure 28

		•	
PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734Y
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.34 V _F Schottky 1 A, 30VR	Vishay	SS1P3L
D2, Boost Diode	0.6 V _F @ 30-mA Diode	Vishay	BAT17
L1	10 μH, 1.6 A TDK		SLF7032T-100M1R4
R1	31.6 kΩ, 1%	Vishay	CRCW06033162F
R2	10.0 kΩ, 1%	Vishay	CRCW06031002F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

8.2.7.3 Application Curves

8.2.8 LM2734Y (550 kHz) V_{BOOST} Derived from V_{SHUNT} 18 V to 1.5 V / 1 A




Figure 29. LM2734Y (550 kHz) V_{BOOST} Derived from V_{SHUNT} 18 V to 1.5 V / 1-A

8.2.8.1 Design Requirements

An alternative method when V_{IN} is greater than 5.5 V is to place the zener diode D3 in a shunt configuration. A small 350 mW to 500 mW 5.1 V zener in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1 μ F capacitor (C4) should be placed in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1 μ F parallel shunt capacitor ensures that the V_{BOOST} voltage is maintained during this time.

8.2.8.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 8. Bill of Materials for Figure 29

300000000000000000000000000000000000000									
PART ID	PART VALUE	MANUFACTURER	PART NUMBER						
U1	1-A Buck Regulator	A Buck Regulator Texas Instruments							
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M						
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M						
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K						
C4, Shunt Cap	0.1 μF, 6.3 V, X5R	TDK	C1005X5R0J104K						
D1, Catch Diode	0.4 V _F Schottky 1 A, 30VR	Vishay	SS1P3L						
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W						
D3, Zener Diode	5.1 V 250 Mw SOT	Vishay	BZX84C5V1						
L1	15 μH, 1.5 A TDK		SLF7045T-150M1R5						
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F						
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F						
R3	100 kΩ, 1%	Vishay	CRCW06031003F						
R4	4.12 kΩ, 1%	Vishay	CRCW06034121F						

8.2.8.3 Application Curves



8.2.9 LM2734Y (550 kHz) V_{BOOST} Derived from Series Zener Diode (V_{IN}) 15 V to 1.5 V / 1 A




Figure 30. LM2734Y (550 kHz) V_{BOOST} Derived from Series Zener Diode (V_{IN}) 15 V to 1.5 V / 1-A Schematic

8.2.9.1 Design Requirements

In applications where both V_{IN} and V_{OUT} are greater than 5.5 V, or less than 3 V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} is greater than 5.5 V, C_{BOOST} can be charged from V_{IN} minus a zener voltage by placing a zener diode D3 in series with D2. When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended V_{BOOST} voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V \tag{28}$$

$$(V_{INMIN} - V_{D3}) > 1.6 \text{ V}$$
 (29)

8.2.9.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 9. Bill of Materials for Figure 30

PART ID	PART VALUE	MANUFACTURER	PART NUMBER		
U1	1-A Buck Regulator	Texas Instruments	LM2734Y		
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M		
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M		
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K		
D1, Catch Diode	0.4 V _F Schottky 1 A, 30 VR	Vishay	SS1P3L		
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W		
D3, Zener Diode	11 V 350 Mw SOT	Diodes, Inc.	BZX84C11T		
L1	15 μH, 1.5 A,	TDK	SLF7045T-150M1R5		
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F		
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F		
R3	100 kΩ, 1%	Vishay	CRCW06031003F		

8.2.9.3 Application Curves

8.2.10 LM2734Y (550 kHz) V_{BOOST} Derived from Series Zener Diode (V_{OUT}) 15 V to 9 V / 1 A




Figure 31. LM2734Y (550 kHz) V_{BOOST} Derived from Series Zener Diode (V_{OUT}) 15 V to 9 V / 1-A

8.2.10.1 Design Requirements

In applications where both V_{IN} and V_{OUT} are greater than 5.5 V, or less than 3 V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} and V_{OUT} are greater than 5.5 V, C_{BOOST} can be charged from V_{OUT} minus a zener voltage by placing a zener diode D3 in series with D2.

8.2.10.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 10. Bill of Materials for Figure 31

PART ID	PART VALUE	MANUFACTURER	PART NUMBER		
U1	1-A Buck Regulator	Texas Instruments	LM2734Y		
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M		
C2, Output Cap	22 μF, 16 V, X5R	TDK	C3216X5R1C226M		
C3, Boost Cap	0.0 1 μF, 16 V, X7R	TDK	C1005X7R1C103K		
D1, Catch Diode	0.4 V _F Schottky 1 A, 30 VR	Vishay	SS1P3L		
D2, Boost Diode	1 V _F @ 50-mA Diode	Diodes, Inc.	1N4148W		
D3, Zener Diode	4.3 V 350 Mw SOT	Diodes, Inc.	BZX84C4V3		
L1	22 μH, 1.4 A,	TDK	SLF7045T-220M1R3-1PF		
R1	102 kΩ, 1%	Vishay	CRCW06031023F		
R2	10.2kΩ, 1%	Vishay	CRCW06031022F		
R3	100kΩ, 1%	Vishay	CRCW06031003F		

8.2.10.3 Application Curves



9 Power Supply Recommendations

Input voltage is rated as 3 V to 18 V; however, care must be taken in certain circuit configurations (for example, V_{BOOST} derived from V_{IN} where the requirement that $V_{BOOST} - V_{SW} < 5.5$ V should be observed) Also, for best efficiency V_{BOOST} should be at least 2.5-V above V_{SW} .

The voltage on the Enable pin should not exceed VIN by more than 0.3 V.

10 Layout

10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing the layout is the close coupling of the GND connections of the C_{IN} capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the C_{OUT} capacitor, which should be near the GND connections of C_{IN} and D1.

There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island.

The FB pin is a high-impedance node — take care to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R2 placed as close as possible to the GND of the IC. The V_{OUT} trace to R1 should be routed away from the inductor and any other traces that are switching.

High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor.

The remaining components should also be placed as close as possible to the IC. See Application Note AN-1229 (SNVA054) for further considerations and the LM2734 demo board as an example of a four-layer layout.



10.2 Layout Example




Figure 32. Top Layer




Figure 33. Layout Schematic



11 器件和文档支持

11.1 开发支持

11.1.1 使用 WEBENCH® 工具创建定制设计

请单击此处,使用 LM2734 器件并借助 WEBENCH® 电源设计器创建定制设计。

- 1. 首先输入输入电压 (V_{IN}) 、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.5 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.7 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 24-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM2734XMK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SFDB	Samples
LM2734XMKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SFDB	Samples
LM2734YMK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SFEB	Samples
LM2734YMKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SFEB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 24-Sep-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM2734:

Automotive : LM2734-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2734XMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734XMKX/NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734YMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734YMKX/NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2734XMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LM2734XMKX/NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
LM2734YMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LM2734YMKX/NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司