

±5V, 250mA 双输出电源

特性


- 输入电压范围 2.9V 至 5.0V
- 固定 5.0V V_{正向}输出电压
 - 1% 输出电压精度
- 固定 5.0V V_{负向}输出电压
 - 1% 输出电压精度
- V_{E向}至 V_{负向}区间内高达 250mA 的输出电流
- 出色的线路和负载瞬态响应
- 运行在连续传导模式 (CCM) 以实现无噪声输出电 压
- 升压转换器能够运行在"下行模式"下(VIN 接近或高于 V_{Elp})
- 高转换器效率
- 短路保护
- 热关断
- 3mm × 3mm 12 引脚四方扁平无引线 (QFN) 封装

应用范围

- LCD 偏置
- 有源矩阵 OLED
- 运算放大器电源
- 普通 ±5V 电源

说明

TPS65133 被设计成驱动需要一个正向和负向电源轨的 LCD 显示屏。它还可被用作一个为运算放大器,或者为其它要求相似正向和负向电源的器件供电的普通±5V 电源。 此器件集成了一个升压转换器和一个适合于电池供电类产品的反相降压-升压转换器。





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ZHCSB87 – JUNE 2013 www.ti.com.cn



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1) (2)

| T _A | PACKAGE | ORDERING P/N | TOP-SIDE MARKING | |
|----------------|----------------|--------------|------------------|--|
| -40°C to 85°C | 12-Pin 3x3 QFN | TPS65133DPDR | SHY | |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

| | | VALUE | VALUE | |
|--------------------------------------|---------------------------|-------|-------|------|
| | | MIN | MAX | UNIT |
| | SWP, VPOS, PVIN, AVIN, EN | -0.3 | 6.0 | |
| Input voltage range (2) | VNEG | -6.5 | 0.3 | V |
| | SWN | -6.5 | 5.5 | |
| | HBM | | 2 | kV |
| ESD rating | MM | | 200 | ٧ |
| | CDM | | 500 | ٧ |
| Operating junction temperature range | T _J | -40 | 150 | °C |
| Operating ambient temperature range | T _A | -40 | 85 | ů |
| Storage temperature range | T _{stg} | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

| | MIAE IN ORMANION | | |
|--------------------|--|---------------|------|
| | THERMAL METRIC ⁽¹⁾ | QFN (12 PINS) | UNIT |
| θ_{JA} | Junction-to-ambient thermal resistance | 51.5 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance | 25.0 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.5 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 25.2 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS(1)

| | | MIN | NOM | MAX | UNIT |
|----------------|--------------------------------|-----|-----|-----|------|
| V_{IN} | Input voltage range | 2.9 | 3.7 | 5 | V |
| T _A | Operating ambient temperature | -40 | | 85 | °C |
| T_{J} | Operating junction temperature | -40 | | 125 | °C |

(1) Refer to application section for further information.

⁽²⁾ With respect to GND pin.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.7V, EN = V_{IN} , V_{POS} = 5V, V_{NEG} = -5V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------------------------|-------|------|-------|------|
| SUPPLY | CURRENT AND THERMAL PROTECTION | | | | | |
| V _{IN} | Input voltage range | | 2.9 | | 5 | V |
| I _{SD} | Shutdown current into V _{IN} | EN = GND | | 0.1 | 15 | μΑ |
| 10/10 | Linday valtage la classit thus chald | V _{IN} falling | | | 2.1 | V |
| UVLO | Under-voltage lockout threshold | V _{IN} rising | | | 2.5 | V |
| T _{SD} | Thermal shutdown temperature | | | 135 | | °C |
| LOGIC S | IGNALS | | | | • | |
| V_{H} | Logic high-level voltage | | 1.2 | | | V |
| V_L | Logic low-level voltage | | | | 0.4 | V |
| BOOST (| CONVERTER (V _{POS}) | | | | | |
| V _{POS} | Positive output voltage | | 4.95 | 5 | 5.05 | V |
| D | SWP MOSFET on-resistance | 1 200m A | | 250 | | 0 |
| R _{DS(ON)} | SWP MOSFET rectifier on-resistance | I _{SWP} = 200mA | | 350 | | mΩ |
| f _{SWP} | SWP switching frequency | I _{POS} = 200mA | 1.2 | 1.7 | 2.2 | MHz |
| I _{SWP} | SWP switch current limit | Inductor valley current | 0.8 | 1.1 | | Α |
| V _{P(SCP)} | Short circuit threshold in operation | V _{POS} falling | | 4.1 | | V |
| t _{P(SCP)} | Short circuit detection time in operation | | 1 | 3 | 5 | ms |
| R _{P(DCG)} | V _{POS} Discharge resistance | EN = GND, I _{POS} = 1mA | 15 | 30 | 60 | Ω |
| | Line regulation | I _{POS} = 100 mA | | .02 | | %/V |
| | Load regulation | VIN = 3.7 V | | .24 | | %/A |
| BUCK-B | OOST CONVERTER (V _{NEG}) | | | | | |
| V _{NEG} | Negative output voltage default | | -5.05 | -5 | -4.95 | V |
| _ | SWN MOSFET on-resistance | | | 250 | | |
| R _{DS(ON)} | SWN MOSFET rectifier on-resistance | I _{SWN} = 200mA | | 350 | | mΩ |
| f _{SWN} | SWN switching frequency | I _{NEG} = 200mA | 1 | 1.7 | 2.4 | MHz |
| I _{SWN} | SWN switch current limit | Inductor valley current | 1.5 | 2.2 | | Α |
| V _{N(SCP)} | Short circuit threshold in operation | | | -4.5 | | V |
| t _{N(SCP)} | Short circuit detection time in operation | | 1 | 3 | 5 | ms |
| R _{N(DCG)} | V _{NEG} Discharge resistance | EN = GND, I _{NEG} = 1mA | 100 | 150 | 200 | Ω |
| t _{N(DLY)} | Start-up delay time after V _{POS} reaches target output to when V _{NEG} will begin startup | | | 2 | | ms |
| | Line regulation | I _{NEG} = 100 mA | | .01 | | %/V |
| | Load regulation | VIN = 3.7 V | | .16 | | %/A |



DEVICE INFORMATION

10 PIN TQFN PACKAGE (TOP VIEW)





Table 1. Pin Functions

| NO. | NAME | TYPE ⁽¹⁾ | DESCRIPTION | |
|-----|---------------------|---------------------|--|--|
| 1 | SWP | I | Switch pin of the boost converter | |
| 2 | PGND | G | Power ground of the boost converter | |
| 3 | VPOS | 0 | Output of the boost converter (V _{POS}), place a capacitor close to this pin. | |
| 4 | GND | G | Ground | |
| 5 | AGND | G | Analog ground | |
| 6 | GND | G | Ground | |
| 7 | EN | I | Enable of boost and buck boost converter | |
| 8 | GND | G | Ground | |
| 9 | VNEG | 0 | Output of the negative buck boost converter (V _{NEG}), place a capacitor close to this pin | |
| 10 | SWN | I | Switch pin of the negative buck boost converter | |
| 11 | AVIN | I | Internal logic supply pin | |
| 12 | PVIN | I | Supply pin for the negative buck boost converter. Place a capacitor close to this pin | |
| _ | Exposed thermal pad | G | Connect this pad to all GND pins | |

⁽¹⁾ G = Ground, I = Input, O = Output

FUNCTIONAL BLOCK DIAGRAM






TYPICAL CHARACTERISTICS

Table 2. Table of Graphs

| | | FIGURE |
|---|---|-----------|
| Efficiency vs. Output current | V _{POS} = 5 V, V _{NEG} = -5 V I _{OUT} = I _{POS} + I _{NEG} , I _{POS} = I _{NEG} | Figure 1 |
| Line Degulation | V _{POS} = 5 V, VIN = 2.9 V to 5.0 V | Figure 2 |
| Line Regulation | V _{NEG} = -5 V, VIN = 2.9 V to 5.0 V | Figure 3 |
| Startup | V _{POS} Boost and V _{NEG} Buck-Boost | Figure 4 |
| | V _{POS} Boost, V _{POS} = 5 V, I _{OUT} = 100 mA | Figure 5 |
| Switch pin, inductor current and output | V _{POS} Boost, V _{POS} = 5 V, I _{OUT} = 250 mA | Figure 6 |
| waveform | V _{NEG} Buck-Boost, V _{NEG} = -5 V, I _{OUT} = 100 mA | Figure 7 |
| | V _{NEG} Buck-Boost, V _{NEG} = -5 V, I _{OUT} = 250 mA | Figure 8 |
| Lond Transient | VIN = 3.7 V, I _{POS} = 50 mA to 200 mA | Figure 9 |
| Load Transient | VIN = 3.7 V, I _{NEG} = 50 mA to 200 mA | Figure 10 |







Figure 1. EFFICIENCY vs. OUTPUT CURRENT $V_{POS} = 5 \text{ V}, V_{NEG} = -5 \text{ V}$ $I_{OUT} = I_{POS} + I_{NEG}, I_{POS} = I_{NEG}$

Figure 2. V $_{\rm POS}$ OUTPUT VOLTAGE vs. INPUT VOLTAGE V $_{\rm POS}$ = 5 V, VIN = 2.9 V to 5.0 V






Figure 3. V_{NEG} OUTPUT VOLTAGE vs. INPUT VOLTAGE VNEG = -5 V, VIN = 2.9 V to 5.0 V

 $\label{eq:Time} \begin{array}{l} \text{Time} = 400~\mu\text{s/div} \\ \text{Figure 4. START UP} \\ \text{V}_{POS} \text{ BOOST and V}_{NEG} \text{ BUCK-BOOST} \end{array}$






Figure 5. SWITCH PIN, INDUCTOR CURRENT and OUTPUT V_{POS} BOOST, V_{POS} = 5 V, I_{OUT} = 100 mA

Figure 6. SWITCH PIN, INDUCTOR CURRENT and OUTPUT $\rm V_{POS}$ BOOST, $\rm V_{POS}$ = 5 V, $\rm I_{OUT}$ = 250 mA




Figure 7. SWITCH PIN, INDUCTOR CURRENT and OUTPUT V_{NEG} BOOST, V_{NEG} = -5 V, I_{OUT} = 100 mA

Figure 8. SWITCH PIN, INDUCTOR CURRENT and OUTPUT V_{NEG} BOOST, V_{NEG} = -5 V, I_{OUT} = 250 mA




Figure 9. V_{POS} LOAD TRANSIENT VIN = 3.7 V, I_{POS} = 50 mA to 200 mA

Figure 10. V_{NEG} LOAD TRANSIENT VIN = 3.7 V, I_{NEG} = 50 mA to 200 mA






Figure 11. Application for Typical Characteristics

Table 3. Bill of Materials for Typical Characteristics

| COMPONENT | VALUE | PART NUMBER | MANUFACTURER | |
|------------|-------|-----------------------------|--------------|--|
| C1, C2, C3 | 10µF | GRM219R61A106KE44 | Murata | |
| L1, L2 | 4.7µH | 1239AS-H-4R7M (DFE 252012C) | TOKO | |

DETAILED DESCRIPTION

The TPS65133 integrates a boost converter and an inverting buck-boost converter. The positive output is fixed at 5 V and negative output is fixed at –5 V.

ENABLE (EN PIN)

The EN pin enables the boost and buck-boost converters. When EN is pulled high the device is enabled and both rails will startup according to the start-up sequence. When EN is pulled low the device is disabled and both outputs are discharged to ground.

START-UP AND SHUT-DOWN SEQUENCE

The device is enabled by EN pin going high, the boost converter (V_{POS}) will first start. Typically 2 ms after V_{POS} is in regulation, the buck-boost converter (V_{NEG}) starts. To reduce the inrush current, the switch current limit during start-up is reduced (soft-start). The start-up times depend on the output capacitances and the load currents.

During shut-down (EN = low) the outputs are actively discharged to GND, as long as $V_{IN} > 1.5 \text{ V}$ (typ). The discharge time depends on the output capacitance and the load current. The V_{POS} discharge circuit is stronger than the V_{NEG} discharge circuit, that means for the same output capacitance and load V_{POS} is discharged faster. The start-up and shut-down sequence for the typical application with 10 μ F output capacitance is shown in Figure 12.




Figure 12. Start-up Sequence

INPUT VOLTAGE OPERATING RANGE

The TPS65133 is designed to work optimally over an input voltage range of 2.9V to 5V. However, as the input voltage drops below 2.9V and approaches the UVLO falling threshold (typically 2.1V), the device will continue to operate. The device is also able to function as the input voltage approaches the target output voltage of the switching converters; that is to say, as VIN approaches and reaches 5V, the VPOS and VNEG rails will continue to output +5V and -5V. The device is able to operate in a 'down' mode similar to an LDO in this condition as VIN approaches and reaches 5V.

OUTPUT DISCHARGE

The device actively discharges V_{POS} and V_{NEG} to GND when the device is disabled (see Figure 12 shaded area).

SHORT CIRCUIT PROTECTION

The device is protected against short circuits of V_{POS} and V_{NEG} to GND.

Short Before Power-up:

When a short-circuit is present before power-up, the output current is limited until the short is removed.

Short During Operation:

A short-circuit is detected if V_{POS} falls below 4.1 V for longer than 3 ms or V_{NEG} is pulled above -4.5V longer than 3 ms. In either case, the device goes into shutdown and this state is latched. Input and outputs are disconnected. To resume normal operation, V_{IN} must cycle below UVLO or EN has to toggle from low to high.

ZHCSB87 – JUNE 2013 www.ti.com.cn



THERMAL SHUTDOWN

A thermal shutdown is implemented to prevent damage because of excessive heat and power dissipation. Once a temperature of typically 135°C is exceeded the device goes into shutdown. To resume normal operation, V_{IN} must cycle below UVLO or EN has to toggle from low to high.





Figure 13. Typical Application Circuit

PCB LAYOUT

- 1. Place the input capacitor on PVIN and the output capacitor on VNEG as close as possible to device. Use short and wide traces to connect the input capacitor on PVIN and the output capacitor on VNEG.
- 2. Place the output capacitor on VPOS as close as possible to the device. Use short and wide traces to connect the output capacitor on VPOS.
- 3. Connect the ground of AVIN capacitor with AGND.
- 4. Connect input ground and output ground on the same board layer, not through via hole.
- 5. Connect AGND, PGND and GND with exposed thermal pad.






Figure 14. TPS65133 EVM Schematic






Figure 15. TPS65133 EVM Layout, Top Layer




Figure 16. TPS65133 EVM Layout, Bottom Layer

www.ti.com 24-Apr-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| | | | | | | (4) | (5) | | |
| TPS65133DPDR | Active | Production | WSON (DPD) 12 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SHY |

⁽¹⁾ Status: For more details on status, see our product life cycle.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DPD (S-PUSON-N12)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司