


#### **FEATURES**

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs



#### **DESCRIPTION/ORDERING INFORMATION**

The SN54ABT541 and SN74ABT541B octal buffers and line drivers are ideal for driving bus lines or buffering memory address registers. The devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

#### **ORDERING INFORMATION**

T <sub>A</sub>	P/	ACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Reel of 1000	SN74ABT541BN	SN74ABT541BN
–40°C to 85°C	SOIC - DW	Tube of 25	SN74ABT541BDW	ADTE 44D
	SOIC - DW	Reel of 2000	SN74ABT541BDWR	ABT541B
	SSOP – DB	Reel of 2000	SN74ABT541BDBR	AB541B
	330P – DB	Reel of 2000	SN74ABT541BDBRG4	AD041D
	TSSOP – PW	Reel of 1050	SN74ABT541BPW	AB541B
	1330F - FW	Reel of 2000	SN74ABT541BPWR	AD341D
	CDIP – J	Reel of 1000	SNJ54ABT541J	SNJ54ABT541J
−55°C to 125°C	CFP – W	Reel of 510	SNJ54ABT541W	SNJ54ABT541W
	LCCC – FK	Reel of 2200	SNJ54ABT541FK	SNJ54ABT541FK

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments.



### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state.

When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{\text{OE}}$  should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT541 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT541B is characterized for operation from –40°C to 85°C.


#### **FUNCTION TABLE**

OUTPUTS		INPUTS	
Y	Α	OE2	OE1
L	L	L	L
Н	Н	L	L
Z	Χ	X	Н
Z	Χ	Н	X

#### LOGIC SYMBOL(1) ΕN OE1 19 OE2 2 18 **Y1 A**1 3 17 **A2 Y2** 16 4 **Y3 A3** 5 15 6 14 7 13 **A6 Y6** 12 8 **Y7** 9 11 **Y8 A8**

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### LOGIC DIAGRAM (POSITIVE LOGIC)





## SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

# Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
$V_{I}$	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high or	r power-off state	-0.5	5.5	V
Io	Current into any output in the low state	SN54ABT541		96	A
		SN74ABT541B		128	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-18	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance (3)	DB package		115	
		DW package		97	°C/W
		N package		67	°C/VV
		PW package		128	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## **Recommended Operating Conditions**(1)

over recommended operating free-air temperature range (unless otherwise noted)

		SN54ABT5	i41	SN74ABT54	I1B	UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δν	Input transition rise or fall rate		5		5	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate			200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

# **SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006



#### **Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMP	TIONS		T <sub>A</sub> = 25°	С	SN54A	BT51	SN74AB	T541B	UNIT
PARAMETER	TEST CONDI	HONS	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	MIN	MAX	UNII
V <sub>IK</sub>	$V_{CC} = 4.5 \text{ V},$	$I_1 = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
	V <sub>CC</sub> = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -24 \text{ mA}$	2			2				V
		$I_{OH} = -32 \text{ mA}$	2(2)					2		
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 48 mA			0.55		0.55			VV
		$I_{OL} = 64 \text{ mA}$			0.55(2)				0.55	VV
V <sub>hys</sub>				100						mV
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ
I <sub>OZPU</sub>	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$	√ to 2.7 V, <del>OE</del> = X			±50 <sup>(3)</sup>		±50 <sup>(3)</sup>		±50	μΑ
I <sub>OZPD</sub>	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V}$	√ to 2.7 V, <del>OE</del> = X			±50 <sup>(3)</sup>		±50(3)		±50	μΑ
I <sub>OZH</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			10		10		10	μΑ
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μΑ
I <sub>off</sub>	$V_{CC} = 0 V$ ,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μΑ
I <sub>CEX</sub>	$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V},$	Outputs high			50				50	μΑ
Io	$V_{CC} = 5.5 V^{(4)},$	V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	$V_{CC} = 5.5 \text{ V},$	Outputs high		5	250		250		250	μΑ
	$I_O = 0 \text{ V},$ $V_I = V_{CC} \text{ or GND}$	Outputs low		22	30		30		30	mA
	V1 = V00 01 014B	Outputs disabled		1	250		250		250	μΑ
$\Delta I_{CC}$	V <sub>CC</sub> = 5.5 V,	Outputs enabled			1.5		1.5		1.5	mA
	One input at 3.4 V, Other inputs at V <sub>CC</sub> or	Outputs disabled			50		50		50	μΑ
	GND <sup>(5)</sup>	Control Inputs			1.5		1.2		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			6						pF

All typical values are at V<sub>CC</sub> = 5 V.
 On products compliant to MIL-PRF-38535, this parameter does not apply.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>(5)</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



# SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

#### **Switching Characteristics, SN54ABT541**

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)		CC = 5 V, A = 25°C					
	(INPUT)	JT) (OUTPUT)		TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	^	Y	1	2.6	4.1	1	4.6	no	
t <sub>PHL</sub>	Α		1	2.9	4.2	1	4.7	ns	
t <sub>PZH</sub>	ŌĒ	V	1.1	3.1	4.8	1.1	5.4		
t <sub>PZL</sub>	OE .	Ť	2.1	4.4	5.9	2.1	7	ns	
t <sub>PHZ</sub>	ŌĒ	V	2.1	5.1	6.6	2.1	7.5	no	
t <sub>PLZ</sub>	OE .	Ť	1.7	4.7	6.2	1.7	6.7	ns	

#### **Switching Characteristics, SN74ABT541B**


over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	_		CC = 5 V, A = 25°C				UNIT
	(INPUT)		MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	۸	V	1	2	3.2	1	3.9	20
t <sub>PHL</sub>	Α	Y	1	2.6	3.5	1	3.9	ns
t <sub>PZH</sub>	ŌĒ	V	2	3.5	4.5	2	4	20
t <sub>PZL</sub>	OE	ř	1.9	4	5.1	1.9	5.9	ns
t <sub>PHZ</sub>	ŌĒ	V	2.2	4.4	5.4	2.2	5.8	20
$t_{PLZ}$	OE	T	1.5	3	4	1.5	4.4	ns
t <sub>sk(o)</sub> <sup>(1)</sup>					0.5		0.5	ns

<sup>(1)</sup> Skew between any two outputs of the same package switching in the same direction.



#### PARAMETER MEASURMENT INFORMATION



NOTES: A. C. includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o$  = 50  $\Omega$ ,  $t_i \leq$  2.5 ns,  $t_i \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

1-May-2025 www.ti.com

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9471801Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9471801Q2A SNJ54 ABT541FK
5962-9471801QRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9471801QR A SNJ54ABT541J
5962-9471801QSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9471801QS A SNJ54ABT541W
SN74ABT541BDBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B
SN74ABT541BDBRE4	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B
SN74ABT541BDBRG4	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B
SN74ABT541BDW	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B
SN74ABT541BDWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B
SN74ABT541BN	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ABT541BN
SN74ABT541BNSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B
SN74ABT541BPW	Active	Production	TSSOP (PW)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B
SN74ABT541BPWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B
SNJ54ABT541FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9471801Q2A SNJ54 ABT541FK
SNJ54ABT541J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9471801QR A SNJ54ABT541J
SNJ54ABT541W	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9471801QS A SNJ54ABT541W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74ABT541B:

Automotive: SN74ABT541B-Q1

Enhanced Product: SN74ABT541B-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT541BDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ABT541BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ABT541BNSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ABT541BPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 7-Dec-2024



#### \*All dimensions are nominal

7 111 41111011010110 41 0 11011111141							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT541BDBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ABT541BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ABT541BNSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74ABT541BPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9471801Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9471801QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74ABT541BDW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ABT541BN	N	PDIP	20	20	506	13.97	11230	4.32
SN74ABT541BPW	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54ABT541FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ABT541W	W	CFP	20	25	506.98	26.16	6220	NA

#### 14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated