







SN54HC4040, SN74HC4040

ZHCSQA2E - DECEMBER 1982 - REVISED MARCH 2022

SNx4HC4040 12 位异步二进制计数器

1 特性

- 2V 至 6V 的宽工作电压范围
- 输出可驱动多达 10 个 LSTTL 负载
- 低功耗, I_{CC} 最大值为 80 μA
- t_{pd} 典型值 = 12 ns
- ±4 mA 输出驱动(在 5V 时)
- 低输入电流,最大值 1 µA


2 说明

'HC4040 器件是 12 级异步二进制计数器,可从外部 获得所有级的输出。将清零 (CLR) 输入设为高电平, 以对计数器进行异步清零并将所有输出重置为低电平。 在时钟 (CLK) 输入从高电平转换到低电平时,计数提 前。应用包括延时电路、计数器控制和分频电路。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
SN74HC4040D	SOIC (16)	9.90mm × 3.90mm
SN74HC4040N	PDIP (16)	19.31mm × 6.35mm
SN74HC4040NS	SO (16)	6.20mm × 5.30mm
SN74HC4040PW	TSSOP (16)	5.00mm × 4.40mm
SN54HC4040J	CDIP (16)	24.38mm × 6.92mm
SNJ54HC4040FK	LCCC (20)	8.89mm × 8.45mm
SNJ54HC4040W	CFP (16)	10.16mm × 6.73mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

功能框图



Table of Contents


1 特性	1	7.2 Functional Block Diagram	8
2 说明		7.3 Device Functional Modes	8
3 Revision History		8 Power Supply Recommendations	9
4 Pin Configuration and Functions		9 Layout	9
5 Specifications		9.1 Layout Guidelines	
5.1 Absolute Maximum Ratings		10 Device and Documentation Support	
5.2 Recommended Operating Conditions ⁽¹⁾		10.1 Documentation Support	10
5.3 Thermal Information		10.2 接收文档更新通知	10
5.4 Electrical Characteristics	5	10.3 支持资源	10
5.5 Timing Characteristics		10.4 Trademarks	
5.6 Switching Characteristics		10.5 Electrostatic Discharge Caution	
5.7 Operating Characteristics		10.6 术语表	10
6 Parameter Measurement Information		11 Mechanical, Packaging, and Orderable	
7 Detailed Description		Information	10
7.1 Overview			

3 Revision History 注:以前版本的页码可能与当前版本的页码不同


CI	nanges from Revision D (S	September 2	003) to Revisio	on E (March 2022)	Page
•	更新了整个文档中的编号、	格式、表格、	图和交叉参考	,以反映现代数据表标准.	1



4 Pin Configuration and Functions



J, W, D, DB, N, NS, or PW Package 16-Pin CDIP, CFP, SOIC, SSOP, PDIP, SO, or TSSOP Top View



NC - No internal connection

FK Package 20-Pin LCCC Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	(V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V _C	C or GND		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions⁽¹⁾

			SN	54HC4040		SN74HC4040			
			MIN	NOM MA	X	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
	V _{CC} = 6 V	4.2			4.2				
		V _{CC} = 2 V		(.5			0.5	
V _{IL}	V _{IL} Low-level input voltage	V _{CC} = 4.5 V		1.	35			1.35	V
		V _{CC} = 6 V			.8		,	1.8	
VI	Input voltage		0	V	СС	0		V _{CC}	V
Vo	Output voltage		0	V	СС	0		V _{CC}	V
		V _{CC} = 2 V		10	00			1000	
t _t	Input transition rise/fall time	V _{CC} = 4.5 V		5	00			500	ns
		V _{CC} = 6 V		4	00			400	
T _A	Operating free-air temperature		-55	1	25	-40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

5.3 Thermal Information

		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
R ₀ JA	Junction-to-ambient thermal resistance ⁽¹⁾	73	82	67	64	108	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Submit Document Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.4 Electrical Characteristics

over recommended operating free-air temperature range (unelss otherwise noted)

	PARAMETER	TEST CONDITIONS(1)	Vcc	T,	_A = 25°C		SN54HC	C4040	SN74HC	4040	UNIT
	PARAMETER	TEST CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2	1.9	1.998		1.9		1.9		
		I _{OH} = - 20 μA	4.5	4.4	4.499		4.4		4.4		
V _{OH} High-level output voltage		6	5.9	5.999		5.9		5.9		V	
	I _{OH} = - 4 mA	4.5	3.98	4.3		3.7		3.84			
		I _{OH} = - 5.2 mA	6	5.48	5.8		5.2		5.34		
			2		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5		0.001	0.1		0.1		0.1	
V _{OL}	Low-level output voltage		6		0.001	0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6		0.15	0.26		0.4		0.33	
II	Input hold current	V _I = V _{CC} or 0	6		±0.1	±100		±1000		±1000	nA
I _{CC}	Supply current	$V_I = V_{CC}$ or 0. $I_O = 0$	6			8		160		80	μА
Ci	Input capacitance		2 to 6		3	10		10		10	pF

⁽¹⁾ $V_I = V_{IH}$ or V_{IL} , unless otherwise noted.

5.5 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	<u>'</u>	,	V _{CC} (V)	T _A = 25	°C	SN54HC	4040	SN74HC4	4040	UNIT
			VCC (V)	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
			2		5.5		3.7		4.3	
f _{CLK}	CLK Clock frequency		4.5		28		19		22	MHz
			6		33		22		25	
		2	90		135		115			
		CLK high or low	4.5	18		27		23		
	Pulse duration		6	15		23		20		
t _W	Fuise duration		2	70		105		90		ns
		CLR high	4.5	14		21		18		
			6	12		18		15		
t _{su}	su Setup time, CLR inactive before CLK ↓		2	60		90		75		
			4.5	12		18		15		ns
			6	10		15		13		



5.6 Switching Characteristics

C_L = 50 pF. See Parameter Measurement Information

DADAMETER	FROM	то	V 00	T	= 25°C		SN54HC	4040	SN74HC	4040	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII		
			2	5.5	10		3.7		4.3				
f _{max}			4.5	28	45		19		22		ns		
			6	33	53		22		25				
			2		62	150		225		190			
t _{pd}	CLK	Q_A	4.5		16	30		45		38	ns		
			6		12	26		38		32			
					2		63	140		210		175	
t _{PHL}	CLR	Any	4.5		17	28		42		35	ns		
			6		13	24		36		30			
			2		28	75		110		95			
t _t		Any	4.5		8	15		22		19	ns		
			6		6	13		19		16			

5.7 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	88	pF




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.

图 6-1. Load Circuit for Push-Pull Outputs




图 6-2. Voltage Waveforms, Standard CMOS Inputs
Pulse Duration




图 6-3. Voltage Waveforms, Standard CMOS Inputs
Setup and Hold Times





图 6-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_{r} and t_{f} is the same as t_{t}


图 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs

7 Detailed Description

7.1 Overview

The 'HC4040 devices are 12-stage asynchronous binary counters, with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

7.2 Functional Block Diagram



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

7.3 Device Functional Modes

Function Table (each buffer)

INF	PUTS	FUNCTION				
CLK	CLR	FONCTION				
1	L	No change				
↓	L	Advance to next stage				
X	Н	All outputs L				

8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 3-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
85004012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85004012A SNJ54HC 4040FK
8500401EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401EA SNJ54HC4040J
8500401FA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401FA SNJ54HC4040W
SN54HC4040J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC4040J
SN74HC4040D	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	HC4040
SN74HC4040DBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040DT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	HC4040
SN74HC4040N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC4040N
SN74HC4040NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	HC4040
SN74HC4040PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040PWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	HC4040
SNJ54HC4040FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85004012A SNJ54HC 4040FK
SNJ54HC4040J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401EA SNJ54HC4040J
SNJ54HC4040W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401FA SNJ54HC4040W

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

PACKAGE OPTION ADDENDUM

www.ti.com 3-May-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC4040, SN74HC4040:

Catalog: SN74HC4040

Military: SN54HC4040

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC4040DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC4040DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC4040DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC4040NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC4040PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC4040PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC4040DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74HC4040DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC4040DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC4040NSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74HC4040PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC4040PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TUBE




*All dimensions are nominal

All difficultions are norminal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
85004012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8500401FA	W	CFP	16	25	506.98	26.16	6220	NA
SN74HC4040N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC4040FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC4040W	W	CFP	16	25	506.98	26.16	6220	NA

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司