


### **FEATURES**

- Operates from 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 2.8 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Latch-up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# D, DGV, NS, OR PW PACKAGE (TOP VIEW)



### **DESCRIPTION/ORDERING INFORMATION**

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVC125 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overline{OE})$  input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION


T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SOIC - D	Tube	SN74ALVC125D	ALVC125		
	30IC - D	Tape and reel	SN74ALVC125DR	ALVO 125		
-40°C to 85°C	SOP - NS	Tape and reel	SN74ALVC125NSR	ALVC125		
-40 C to 65 C	TSSOP - PW	Tube	SN74ALVC125PW	VA125		
	1330F - FW	Tape and reel	SN74ALVC125PWR	VA125		
	TVSOP - DGV	Tape and reel	SN74ALVC125DGVR	VA125		


<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (each buffer)

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	X	Z

## **LOGIC DIAGRAM (POSITIVE LOGIC)**







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN74ALVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCES110H-JULY 1997-REVISED SEPTEMBER 2004



## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V		
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V		
Vo	Output voltage range <sup>(2)(3)</sup>	Output voltage range <sup>(2)(3)</sup>					
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA		
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA		
Io	Continuous output current		±50	mA			
	Continuous current through V <sub>CC</sub> or GND			±100	mA		
		D package		86			
0	Dooles so the supplies and a so (4)	DGV package		127	°C/W		
$\theta_{JA}$	Package thermal impedance (4)	NS package		76			
		PW package		113			
T <sub>stg</sub>	Storage temperature range		-65	150	°C		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	3.6	V
$V_{O}$	Output voltage		0	$V_{CC}$	V
		V <sub>CC</sub> = 1.65 V		-4	
	High lavel output ourrest	V <sub>CC</sub> = 2.3 V		-12	A
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = 2.7 V		mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		12	mA
I <sub>OL</sub> Low-level out	Low-level output current	V <sub>CC</sub> = 2.7 V		12	
		V <sub>CC</sub> = 3 V		24	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

<sup>2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1) MAX	UNIT			
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2				
		I <sub>OH</sub> = -4 mA	1.65 V	1.2				
		$I_{OH} = -6 \text{ mA}$	2.3 V	2				
$V_{OH}$			2.3 V	1.7	V			
		I <sub>OH</sub> = -12 mA	2.7 V	2.2				
			3 V	2.4				
		$I_{OH} = -24 \text{ mA}$	3 V	2				
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2				
		I <sub>OL</sub> = 4 mA	1.65 V	0.45				
V		I <sub>OL</sub> = 6 mA	2.3 V	0.4	V			
V <sub>OL</sub>		_ 12 mA	2.3 V	0.7				
		I <sub>OL</sub> = 12 mA	2.7 V	0.4				
		I <sub>OL</sub> = 24 mA	3 V	0.55				
I		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5	μΑ			
$I_{OZ}$		$V_O = V_{CC}$ or GND	3.6 V	±10	μΑ			
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	10	μΑ			
$\Delta I_{CC}$		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750	μΑ			
_	Control inputs	V V or CND	2.2.1/	3.5	~F			
C <sub>i</sub>	Data inputs	$V_I = V_{CC}$ or GND	3.3 V	3.5	pF			
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V	5.5	pF			

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = : ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Y	1.3	5.3	1	3.2		3.1	1.1	2.8	ns
t <sub>en</sub>	ŌĒ	Y	1.4	6.4	1	4.1		4.3	1	3.5	ns
t <sub>dis</sub>	ŌĒ	Y	1.8	5.9	1	3.4		4	1.4	4	ns


## **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
<u> </u>	Power dissipation	Outputs enabled	$C_L = 0$ ,	15	17	19	pF	
C <sub>pd</sub>	capacitance per gate	Outputs disabled	f = 10  MHz	2	2	3	pr	




## PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V	IN	PUT	V	, , , , , , , , , , , , , , , , , , ,		ь	V	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\!\scriptscriptstyle \Delta}$	
1.8 V ± 0.15 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 1-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS Lead finish (3) Ball materia		MSL rating/ Peak reflow	Op temp (°C)	Part marking
part names	(1)	(2)			(3)	(4)	(5)		(6)
SN74ALVC125D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC125
SN74ALVC125DGVR	Active	Production	TVSOP (DGV)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VA125
SN74ALVC125DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC125
SN74ALVC125NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC125
SN74ALVC125PW	Active	Production	TSSOP (PW)   14	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VA125
SN74ALVC125PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VA125
SN74ALVC125PWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VA125

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




## **PACKAGE OPTION ADDENDUM**


www.ti.com 1-May-2025

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 7-Dec-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC125DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74ALVC125DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ALVC125NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74ALVC125PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	SPQ Length (mm) Width (m		Height (mm)				
SN74ALVC125DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0				
SN74ALVC125DR	SOIC	D	14	2500	356.0	356.0	35.0				
SN74ALVC125NSR	SOP	NS	14	2000	356.0	356.0	35.0				
SN74ALVC125PWR	TSSOP	PW	14	2000	356.0	356.0	35.0				

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

## **TUBE**



## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVC125D	D	SOIC	14	50	506.6	8	3940	4.32
SN74ALVC125PW	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74ALVC125PWE4	PW	TSSOP	14	90	530	10.2	3600	3.5



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated