

采用 Eco-mode™ 的 TPS54560B 4.5V 至 60V 输入、5A 降压直流/直流转换器

1 特性

- 在轻负载条件下借助脉冲跳跃实现高效率 Eco-mode™
- 92mΩ 高侧金属氧化物半导体场效应晶体管 (MOSFET)
- 146μA 工作静态电流和 2μA 关断电流
- 100kHz 至 2.5MHz 的固定开关频率
- 与外部时钟同步
- 轻负载条件下使用集成型 BOOT 再充电 FET 实现低压降
- 可调欠压闭锁 (UVLO) 和迟滞
- 0.8V 1% 内部电压基准
- 8 引脚 HSOIC PowerPAD™ 封装
- -40°C 至 150°C T_J 工作范围
- 利用 TPS54560B 并借助 [WEBENCH® 电源设计器](#) 创建定制设计方案

2 应用

- 工业自动化和电机控制
- USB 专用充电端口和电池充电器
- 12V、24V 和 48V 工业和通信电力系统

3 说明

TPS54560B 是一款具有集成型高侧 MOSFET 的 60V、5A 降压稳压器。电流模式控制提供了简单的外部补偿和灵活的组件选择。低纹波脉冲跳跃模式可将无负载电源电流降至 146μA。当 EN（使能）引脚被拉至低电平时，关断电源电流降低至 2μA。

欠压闭锁在内部设定为 4.3V，但可用 EN（使能）引脚将之提高。输出电压启动斜坡可在内部控制，以实现启动过程可控并消除过冲。

宽开关频率范围可实现对效率或者外部组件尺寸的优化。输出电流是受限的逐周期电流。频率折返和热关断在过载条件下保护内部和外部组件。


TPS54560B 采用 8 引脚热增强型 HSOIC PowerPAD 封装。

器件信息⁽¹⁾

器件号	封装	封装尺寸（标称值）
TPS54560B	HSOIC (8)	4.89mm × 3.90mm


(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated

效率与负载电流间的关系



目录


1	特性	1	7.4	Device Functional Modes.....	23
2	应用	1	8	Application and Implementation	24
3	说明	1	8.1	Application Information.....	24
4	修订历史记录	2	8.2	Typical Application	24
5	Pin Configuration and Functions	3	8.3	Other System Examples	37
6	Specifications	4	9	Power Supply Recommendations	38
6.1	Absolute Maximum Ratings	4	10	Layout	39
6.2	ESD Ratings.....	4	10.1	Layout Guidelines	39
6.3	Recommended Operating Conditions.....	4	10.2	Layout Examples.....	39
6.4	Thermal Information	4	10.3	Estimated Circuit Area	39
6.5	Electrical Characteristics.....	5	11	器件和文档支持	40
6.6	Timing Requirements	6	11.1	器件支持	40
6.7	Typical Characteristics	6	11.2	接收文档更新通知	40
7	Detailed Description	10	11.3	社区资源	40
7.1	Overview	10	11.4	商标	40
7.2	Functional Block Diagram	11	11.5	静电放电警告	40
7.3	Feature Description	11	12	机械、封装和可订购信息	40

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019 年 1 月	*	初始发行版

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	BOOT	O	A bootstrap capacitor is required between BOOT and SW. If the voltage on this capacitor is below the minimum required to operate the high side MOSFET, the output is switched off until the capacitor is refreshed.
2	VIN	I	Input supply voltage with 4.5-V to 60-V operating range.
3	EN	I	Enable pin, with internal pullup current source. Pull below 1.2 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors. See the Enable and Adjusting Undervoltage Lockout section.
4	RT/CLK	I	Resistor timing and external clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.
5	FB	I	Inverting input of the transconductance (gm) error amplifier.
6	COMP	O	Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency compensation components to this pin.
7	GND	—	Ground
8	SW	I	The source of the internal high-side power MOSFET and switching node of the converter.
—	Thermal pad	—	GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	−0.3	65	V
	EN	−0.3	8.4	
	BOOT		73	
	FB	−0.3	3	
	COMP	−0.3	3	
	RT/CLK	−0.3	3.6	
Output voltage	BOOT-SW		8	V
	SW	−0.6	65	
	SW, 10-ns transient	−2	65	
Operating junction temperature		−40	150	°C
Storage temperature range, T _{stg}		−65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Supply input voltage ⁽¹⁾	V _O + V _{DO}	60	V
V _O	Output voltage	0.8	58.8	V
I _O	Output current	0	5	A
T _J	Junction Temperature	−40	150	°C

- (1) See [Equation 1](#)

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS54560B	UNIT
		DDA (HSOIC)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	42	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	45.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	23.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	5.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter	23.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 4.5\text{ V}$ to 60 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)						
	Operating input voltage		4.5		60	V
	Internal undervoltage lockout threshold	Rising	4.1	4.3	4.48	V
	Internal undervoltage lockout threshold hysteresis			325		mV
	Shutdown supply current	EN = 0 V, 25°C, 4.5 V ≤ VIN ≤ 60 V		2.25	4.5	μA
	Operating: nonswitching supply current	FB = 0.9 V, TA = 25°C		146	175	
ENABLE AND UVLO (EN PIN)						
	Enable threshold voltage	No voltage hysteresis, rising and falling	1.1	1.2	1.3	V
	Input current	Enable threshold +50 mV		−4.6		μA
		Enable threshold −50 mV	−0.58	−1.2	−1.8	
	Hysteresis current		−2.2	−3.4	−4.5	μA
VOLTAGE REFERENCE						
	Voltage reference		0.792	0.8	0.808	V
HIGH-SIDE MOSFET						
	On-resistance	VIN = 12 V, BOOT-SW = 6 V		92	190	mΩ
ERROR AMPLIFIER						
	Input current			50		nA
	Error amplifier dc gain	VFB = 0.8 V		10,000		V/V
	Min unity gain bandwidth			2500		kHz
	Error amplifier source/sink	V(COMP) = 1 V, 100 mV overdrive		±30		μA
	COMP to SW current transconductance			17		A/V
CURRENT LIMIT						
	Current limit test	All VIN and temperatures, open loop ⁽¹⁾	6.3	7.9	9.5	A
		All temperatures, VIN = 12 V, open loop ⁽¹⁾	6.3	7.9	9.5	
		VIN = 12 V, TA = 25°C, Open Loop ⁽¹⁾	7	7.9	8.8	
THERMAL SHUTDOWN						
	Thermal shutdown			176		°C
	Thermal shutdown hysteresis			12		°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)						
	Switching frequency range using RT mode		100		2500	kHz
fsw	Switching frequency	RT = 200 kΩ	450	500	550	kHz
	Switching frequency range using CLK mode		160		2300	kHz
	RT/CLK high threshold			1.55	2	V
	RT/CLK low threshold		0.5	1.2		V

(1) Open loop current limit measured directly at the SW pin and is independent of the inductor value and slope compensation.

6.6 Timing Requirements

			MIN	NOM	MAX	UNIT
ENABLE AND UVLO (EN PIN)						
	Enable to COMP active	$V_{IN} = 12\text{ V}$, $T_A = 25^\circ\text{C}$		340		μs
INTERNAL SOFT-START TIME						
	Soft-start time	$f_{SW} = 500\text{ kHz}$, 10% to 90%		2.1		ms
	Soft-start time	$f_{SW} = 2.5\text{ MHz}$, 10% to 90%		0.42		ms
ERROR AMPLIFIER						
	Error amplifier transconductance (g_m)	$-2\text{ }\mu\text{A} < I_{COMP} < 2\text{ }\mu\text{A}$, $V_{COMP} = 1\text{ V}$		350		μs
	Error amplifier transconductance (g_m) during soft start	$-2\text{ }\mu\text{A} < I_{COMP} < 2\text{ }\mu\text{A}$, $V_{COMP} = 1\text{ V}$, $V_{FB} = 0.4\text{ V}$		77		μs
CURRENT LIMIT						
	Current limit threshold delay			60		ns
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)						
	Minimum CLK input pulse width			15		ns
	RT/CLK falling edge to SW rising edge delay	Measured at 500 kHz with RT resistor in series		55		ns
	PLL lock in time	Measured at 500 kHz		78		μs

6.7 Typical Characteristics




Figure 1. On Resistance vs Junction Temperature




Figure 2. Voltage Reference vs Junction Temperature




Figure 3. Switch Current Limit vs Junction Temperature




Figure 4. Switch Current Limit vs Input Voltage

Typical Characteristics (continued)






Figure 5. Switching Frequency vs Junction Temperature



**Figure 6. Switching Frequency vs RT/CLK Resistance
Low Frequency Range**



**Figure 7. Switching Frequency vs RT/CLK Resistance
High Frequency Range**





Figure 8. EA Transconductance vs Junction Temperature



**Figure 9. EA Transconductance During Soft Start vs
Junction Temperature**




Figure 10. EN Pin Voltage vs Junction Temperature

Typical Characteristics (continued)




Figure 11. EN Pin Current vs Junction Temperature




Figure 12. EN Pin Current vs Junction Temperature




Figure 13. EN Pin Current Hysteresis vs Junction Temperature




Figure 14. Switching Frequency vs V_{SENSE}




Figure 15. Shutdown Supply Current vs Junction Temperature




Figure 16. Shutdown Supply Current vs Junction Temperature

Typical Characteristics (continued)




Figure 17. V_{IN} Supply Current vs Junction Temperature




Figure 18. V_{IN} Supply Current vs Input Voltage




Figure 19. BOOT-SW UVLO vs Junction Temperature




Figure 20. Input Voltage UVLO vs Junction Temperature




Figure 21. Soft-Start Time vs Switching Frequency

7 Detailed Description

7.1 Overview

The TPS54560B is a 60-V, 5-A step-down (buck) regulator with an integrated high-side n-channel MOSFET. The device implements constant frequency, current-mode control that reduces output capacitance and simplifies external frequency compensation. The wide switching-frequency range of 100 kHz to 2500 kHz allows either efficiency or size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground connected to the RT/CLK pin. The device has an internal phase-locked loop (PLL) connected to the RT/CLK pin that synchronizes the power switch turn on to a falling edge of an external clock signal.


The TPS54560B has a default input start-up voltage of approximately 4.3 V. The EN pin can be used to adjust the input voltage undervoltage lockout (UVLO) threshold with two external resistors. An internal pullup current source enables operation when the EN pin is floating. The operating current is 146 μ A under no-load condition (not switching). When the device is disabled, the supply current is 2 μ A.

The integrated 92-m Ω high-side MOSFET supports high efficiency power supply designs capable of delivering 5 amperes of continuous current to a load. The gate drive bias voltage for the integrated high-side MOSFET is supplied by a bootstrap capacitor connected from the BOOT to SW pins. The TPS54560B reduces the external component count by integrating the bootstrap recharge diode. The BOOT pin capacitor voltage is monitored by a UVLO circuit that turns off the high-side MOSFET when the BOOT to SW voltage falls below a preset threshold. An automatic BOOT capacitor recharge circuit allows the TPS54560B to operate at high duty cycles approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The minimum output voltage is the internal 0.8-V feedback reference.

Output overvoltage transients are minimized by an overvoltage transient protection (OVP) comparator. When the OVP comparator is activated, the high-side MOSFET is turned off and remains off until the output voltage is less than 106% of the desired output voltage.

The TPS54560B includes an internal soft-start circuit that slows the output rise time during start-up to reduce in-rush current and output voltage overshoot. Output overload conditions reset the soft-start timer. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal regulation voltage. A frequency foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help maintain control of the inductor current.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54560B uses fixed-frequency, peak-current-mode control with adjustable switching frequency. The output voltage is compared through external resistors connected to the FB pin to an internal voltage reference by an error amplifier. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output at the COMP pin controls the high-side power switch current. When the high-side MOSFET switch current reaches the threshold level set by the COMP voltage, the power switch is turned off. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements current limiting by clamping the COMP pin voltage to a maximum level. The pulse skipping Eco-mode is implemented with a minimum voltage clamp on the COMP pin.

7.3.2 Slope Compensation Output Current

The TPS54560B adds a compensating ramp to the MOSFET switch current sense signal. This slope compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty-cycle range.

Feature Description (continued)

7.3.3 Pulse Skip Eco-mode

The TPS54560B operates in a pulse skipping Eco-mode at light load currents to improve efficiency by reducing switching and gate-drive losses. If the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse skipping current threshold, the device enters Eco-mode. The pulse skipping current threshold is the peak switch current level corresponding to a nominal COMP voltage of 600 mV.

When in Eco-mode, the COMP pin voltage is clamped at 600 mV, and the high-side MOSFET is inhibited. Because the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the COMP pin voltage. The high-side MOSFET is enabled and switching resumes when the error amplifier lifts COMP above the pulse-skipping threshold. The output voltage recovers to the regulated value, and COMP eventually falls below the Eco-mode pulse-skipping threshold at which time the device again enters Eco-mode. The internal PLL remains operational when in Eco-mode. When operating at light load currents in Eco-mode, the switching transitions occur synchronously with the external clock signal.

During Eco-mode operation, the TPS54560B senses and controls peak switch current, not the average load current. Therefore, the load current at which the device enters Eco-mode is dependent on the output inductor value. The circuit in [Figure 32](#) enters Eco-mode at about 25.3-mA output current. As the load current approaches zero, the device enters a pulse-skip mode during which it draws only 146 μ A input quiescent current.

7.3.4 Low Dropout Operation and Bootstrap Voltage (BOOT)

The TPS54560B provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate-drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is 0.1 μ F. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher for stable performance over temperature and voltage.

When operating with a low voltage difference from input to output, the high-side MOSFET of the TPS54560B operates at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1 V. When the voltage from BOOT to SW drops below 2.1 V, the high-side MOSFET is turned off, and an integrated low side MOSFET pulls SW low to recharge the BOOT capacitor. To reduce the losses of the small low-side MOSFET at high output voltages, it is disabled at 24-V output and re-enabled when the output reaches 21.5 V.

Because the gate drive current sourced from the BOOT capacitor is small, the high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus, the effective duty cycle of the switching regulator can be high, approaching 100%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-side diode voltage, and the printed-circuit-board resistance.

[Equation 1](#) calculates the minimum input voltage required to regulate the output voltage and ensure normal operation of the device. This calculation must include tolerance of the component specifications and the variation of these specifications at their maximum operating temperature in the application.

$$V_{IN}(\min) = \frac{V_{OUT} + V_F + R_{dc} \times I_{OUT}}{0.99} + R_{DS(on)} \times I_{OUT} - V_F$$

where

- V_F = Schottky diode forward voltage
- R_{dc} = DC resistance of inductor and PCB
- $R_{DS(on)}$ = High-side MOSFET $R_{DS(on)}$

(1)

Feature Description (continued)

At heavy loads, the minimum input voltage must be increased to ensure a monotonic start-up. Equation 2 can be used to calculate the minimum input voltage for this condition.

$$V_{OUT(max)} = D_{(max)} \times (V_{IN(min)} - I_{OUT(max)} \times R_{DS(on)} + VF) - VF + I_{OUT(max)} \times R_{dc}$$

where

- $D_{(max)} \geq 0.9$
- $IB2SW = 100 \mu A$
- $t_{SW} = 1 / f_{SW}(MHz)$
- $VB2SW = VBOOT + V_F$
- $VBOOT = (1.41 \times V_{IN} - 0.554 - V_F / t_{SW} - 1.847 \times 10^3 \times IB2SW) / (1.41 + 1 / t_{SW})^*$
- $R_{DS(on)} = 1 / (-0.3 \times VB2SW^2 + 3.577 \times VB2SW - 4.246)$

*VBOOT is clamped by the IC. If VBOOT calculates to greater than 6 V, set VBOOT = 6 V (2)

7.3.5 Error Amplifier

The TPS54560B voltage-regulation loop is controlled by a transconductance error amplifier. The error amplifier compares the FB pin voltage to the lower of the internal soft-start voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 350 $\mu A/V$ during normal operation. During soft-start operation, the transconductance is reduced to 78 $\mu A/V$, and the error amplifier is referenced to the internal soft-start voltage.

The frequency compensation components (capacitor, series resistor, and capacitor) are connected between the error amplifier output COMP pin and GND pin.

7.3.6 Adjusting the Output Voltage

The internal voltage reference produces a precise 0.8 V, $\pm 1\%$ voltage reference over the operating temperature and voltage range by scaling the output of a bandgap reference circuit. The output voltage is set by a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Select the low side resistor R_{LS} for the desired divider current and use Equation 3 to calculate R_{HS} . To improve efficiency at light loads consider using larger value resistors. However, if the values are too high, the regulator is more susceptible to noise, and voltage errors from the FB input current may become noticeable.

$$R_{HS} = R_{LS} \times \left(\frac{V_{out} - 0.8V}{0.8V} \right) \quad (3)$$


7.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54560B is enabled when the VIN pin voltage rises above 4.3 V and the EN pin voltage exceeds the enable threshold of 1.2 V. The TPS54560B is disabled when the VIN pin voltage falls below 4 V or when the EN pin voltage is below 1.2 V. The EN pin has an internal pullup current source, I_1 , of 1.2 μA that enables operation of the TPS54560B when the EN pin floats.

If an application requires a higher undervoltage lockout (UVLO) threshold, use the circuit shown in Figure 22 to adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.2 V, an additional 3.4 μA of hysteresis current, I_{HYS} , is sourced out of the EN pin. When the EN pin is pulled below 1.2 V, the 3.4- μA I_{HYS} current is removed. This additional current facilitates adjustable input-voltage UVLO hysteresis. Use Equation 4 to calculate R_{UVLO1} for the desired UVLO hysteresis voltage. Use Equation 5 to calculate R_{UVLO2} for the desired VIN start voltage.

In applications designed to start at relatively low input voltages (for example, from 4.5 V to 9 V) and withstand high input voltages (for example, from 40 V or 60 V), the EN pin may experience a voltage greater than the absolute maximum voltage of 8.4 V during the high input voltage condition. It is recommended to use a zener diode to clamp the pin voltage below the absolute maximum rating.

Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 22. Adjustable Undervoltage Lockout (UVLO)

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} \quad (4)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} \quad (5)$$

7.3.8 Internal Soft Start

The TPS54560B has an internal digital soft start that ramps the reference voltage from zero volts to its final value in 1024 switching cycles. The internal soft-start time (10% to 90%) is calculated using [Equation 6](#).

$$t_{SS}(ms) = \frac{1024}{f_{SW}(kHz)} \quad (6)$$

If the EN pin is pulled below the stop threshold of 1.2 V, switching stops, and the internal soft-start resets. The soft start also resets in thermal shutdown.

7.3.9 Constant Switching Frequency and Timing Resistor (RT/CLK) pin)

The switching frequency of the TPS54560B is adjustable over a wide range from 100 kHz to 2500 kHz by placing a resistor between the RT/CLK pin and GND pin. The RT/CLK pin voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use [Equation 7](#) or [Equation 8](#) or the curves in [Figure 6](#) and [Figure 7](#). To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the conversion efficiency, maximum input voltage, and minimum controllable on-time should be considered. The minimum controllable on-time is typically 135 ns, which limits the maximum operating frequency in applications with high input-to-output step-down ratios. The maximum switching frequency is also limited by the frequency foldback circuit. A more detailed discussion of the maximum switching frequency is provided in [Accurate Current-Limit Operation and Maximum Switching Frequency](#).

$$R_T (k\Omega) = \frac{101756}{f_{SW} (kHz)^{1.008}} \quad (7)$$

$$f_{SW} (kHz) = \frac{92417}{R_T (k\Omega)^{0.991}} \quad (8)$$

Feature Description (continued)

7.3.10 Accurate Current-Limit Operation and Maximum Switching Frequency

The TPS54560B implements peak-current-mode control in which the COMP pin voltage controls the peak current of the high-side MOSFET. A signal proportional to the high-side switch current and the COMP pin voltage are compared each cycle. When the peak switch current intersects the COMP control voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier increases switch current by driving the COMP pin high. The error amplifier output is clamped internally at a level which sets the peak switch-current limit. The TPS54560B provides an accurate current limit threshold with a typical current limit delay of 60 ns. With smaller inductor values, the delay results in a higher peak inductor current. The relationship between the inductor value and the peak inductor current is shown in Figure 23.




Figure 23. Current Limit Delay

To protect the converter in overload conditions at higher switching frequencies and input voltages, the TPS54560B implements a frequency foldback. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB pin voltage falls from 0.8 V to 0 V. The TPS54560B uses a digital frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current can exceed the peak current limit because of the high input voltage and the minimum controllable on-time. When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off-time. The frequency foldback effectively increases the off-time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

With a maximum frequency foldback ratio of 8, there is a maximum frequency at which the inductor current can be controlled by frequency foldback protection. Equation 10 calculates the maximum switching frequency at which the inductor current remains under control when V_{OUT} is forced to $V_{OUT(SC)}$. The selected operating frequency must not exceed the calculated value.

Equation 9 calculates the maximum switching frequency limitation set by the minimum controllable on time and the input to output step down ratio. Setting the switching frequency above this value causes the regulator to skip switching pulses to achieve the low duty cycle required at maximum input voltage.

Feature Description (continued)

$$f_{SW(max skip)} = \frac{1}{t_{ON}} \times \left(\frac{I_O \times R_{dc} + V_{OUT} + V_d}{V_{IN} - I_O \times R_{DS(on)} + V_d} \right) \quad (9)$$

$$f_{SW(shift)} = \frac{f_{DIV}}{t_{ON}} \times \left(\frac{I_{CL} \times R_{dc} + V_{OUT(sc)} + V_d}{V_{IN} - I_{CL} \times R_{DS(on)} + V_d} \right)$$

where

- I_O — Output current
- I_{CL} — Current limit
- R_{dc} — inductor resistance
- V_{IN} — maximum input voltage
- V_{OUT} — output voltage
- V_{OUTSC} — output voltage during short
- V_d — diode voltage drop
- $R_{DS(on)}$ — switch on resistance
- t_{ON} — controllable on time
- f_{DIV} — frequency divide equals (1, 2, 4, or 8) (10)

7.3.11 Synchronization to RT/CLK pin

The RT/CLK pin can receive a frequency synchronization signal from an external system clock. To implement this synchronization feature connect a square wave to the RT/CLK pin through either circuit network shown in [Figure 24](#). The square wave applied to the RT/CLK pin must switch lower than 0.5 V and higher than 1.7 V and have a pulse width greater than 15 ns. The synchronization frequency range is 160 kHz to 2300 kHz. The rising edge of the SW is synchronized to the falling edge of RT/CLK pin signal. Design the external synchronization circuit so that the default frequency set resistor is connected from the RT/CLK pin to ground when the synchronization signal is off. When using a low impedance-signal source, the frequency set resistor is connected in parallel with an AC-coupling capacitor to a termination resistor (for example, 50 Ω) as shown in [Figure 24](#). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. The sum of the resistance must set the switching frequency close to the external CLK frequency. TI recommends accoupling the synchronization signal through a 10-pF ceramic capacitor to the RT/CLK pin.

The first time the RT/CLK is pulled above the PLL threshold the TPS54560B switches from the RT resistor free-running frequency mode to the PLL synchronized mode. The internal 0.5-V voltage source is removed, and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and locks onto the external clock frequency within 78 microseconds. During the transition from the PLL mode to the resistor programmed mode, the switching frequency falls to 150 kHz and then increases or decreases to the resistor-programmed frequency when the 0.5-V bias voltage is reapplied to the RT/CLK resistor.

The switching frequency is divided by 8, 4, 2, and 1 as the FB pin voltage ramps from 0 to 0.8 volts. The device implements a digital frequency foldback to enable synchronizing to an external clock during normal start-up and fault conditions. [Figure 25](#), [Figure 26](#), and [Figure 27](#) show the device synchronized to an external system clock in continuous conduction mode (CCM), discontinuous conduction (DCM), and pulse-skip mode (Eco-Mode).

Feature Description (continued)







Figure 24. Synchronizing to a System Clock



Feature Description (continued)



7.3.12 Overvoltage Protection

The TPS54560B incorporates an output OVP circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier increases to a maximum voltage corresponding to the peak-current-limit threshold. When the overload condition is removed, the regulator output rises, and the error amplifier output transitions to the normal operating level. In some applications, the power-supply-output voltage can increase faster than the response of the error-amplifier output resulting in an output overshoot.

The OVP feature minimizes output overshoot when using a low-value output capacitor by comparing the FB pin voltage to the rising OVP threshold, which is nominally 109% of the internal voltage reference. If the FB pin voltage is greater than the rising OVP threshold, the high-side MOSFET is immediately disabled to minimize output overshoot. When the FB voltage drops below the falling OVP threshold, which is nominally 106% of the internal voltage reference, the high-side MOSFET resumes normal operation.


7.3.13 Thermal Shutdown

The TPS54560B provides an internal thermal shutdown to protect the device when the junction temperature exceeds 176°C. The high-side MOSFET stops switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature falls below 164°C, the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

7.3.14 Small Signal Model for Loop Response

Figure 28 shows an equivalent model for the TPS54560B control loop that can be simulated to check the frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a $g_{m_{EA}}$ of 350 $\mu A/V$. The error amplifier can be modeled using an ideal voltage-controlled current source. The resistor R_o and capacitor C_o model the open-loop gain and frequency response of the amplifier. The 1-mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting c/a provides the small signal response of the frequency compensation. Plotting a/b provides the small signal response of the overall loop. The dynamic loop response can be evaluated by replacing R_L with a current source with the appropriate load-step amplitude and step rate in a time-domain analysis. This equivalent model is only valid for CCM operation.

Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 28. Small Signal Model for Loop Response

7.3.15 Simple Small Signal Model for Peak-Current-Mode Control

Figure 29 describes a simple small signal model that can be used to design frequency compensation. The TPS54560B power stage can be approximated by a voltage-controlled current source (duty-cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 11 and consists of a DC gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 28) is the power stage transconductance, gm_{PS} . The gm_{PS} for the TPS54560B is 17 A/V. The low-frequency gain of the power stage is the product of the transconductance and the load resistance as shown in Equation 12.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load may seem problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 13). The combined effect is highlighted by the dashed line in the right half of Figure 29. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same with varying load conditions. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Using high-ESR aluminum electrolytic capacitors may reduce the number frequency compensation components needed to stabilize the overall loop because the phase margin is increased by the ESR zero of the output capacitor (see Equation 14).

Feature Description (continued)




Figure 29. Simple Small Signal Model and Frequency Response for Peak-Current-Mode Control

$$\frac{V_{OUT}}{V_C} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times f_Z}\right)}{\left(1 + \frac{s}{2\pi \times f_P}\right)} \quad (11)$$

$$Adc = gm_{ps} \times R_L \quad (12)$$

$$f_P = \frac{1}{C_{OUT} \times R_L \times 2\pi} \quad (13)$$

$$f_Z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \quad (14)$$

Feature Description (continued)

7.3.16 Small Signal Model for Frequency Compensation

The TPS54560B uses a transconductance amplifier for the error amplifier and supports three of the commonly-used frequency compensation circuits. Compensation circuits Type 2A, Type 2B, and Type 1 are shown in Figure 30. Type 2 circuits are typically implemented in high bandwidth power-supply designs using low ESR output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum electrolytic or tantalum capacitors. Equation 15 and Equation 16 relate the frequency response of the amplifier to the small signal model in Figure 30. The open-loop gain and bandwidth are modeled using the R_O and C_O shown in Figure 30. See *Application and Implementation* for a design example using a Type 2A network with a low-ESR output capacitor.

Equation 15 through Equation 24 are provided as a reference. An alternative is to use WEBENCH software tools to create a design based on the power-supply requirements.




Figure 30. Types of Frequency Compensation




Figure 31. Frequency Response of the Type 2A and Type 2B Frequency Compensation

Feature Description (continued)

$$R_o = \frac{A_{ol}(V/V)}{g_{m_{ea}}} \quad (15)$$

$$C_o = \frac{g_{m_{ea}}}{2\pi \times BW \text{ (Hz)}} \quad (16)$$

$$EA = A_0 \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z1}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{P2}}\right)} \quad (17)$$

$$A_0 = g_{m_{ea}} \times R_o \times \frac{R_2}{R_1 + R_2} \quad (18)$$

$$A_1 = g_{m_{ea}} \times R_o || R_3 \times \frac{R_2}{R_1 + R_2} \quad (19)$$

$$P_1 = \frac{1}{2\pi \times R_o \times C_1} \quad (20)$$

$$Z_1 = \frac{1}{2\pi \times R_3 \times C_1} \quad (21)$$

$$P_2 = \frac{1}{2\pi \times R_3 || R_o \times (C_2 + C_o)} \text{ type 2a} \quad (22)$$

$$P_2 = \frac{1}{2\pi \times R_3 || R_o \times C_o} \text{ type 2b} \quad (23)$$

$$P_2 = \frac{1}{2\pi \times R_o \times (C_2 + C_o)} \text{ type 1} \quad (24)$$

7.4 Device Functional Modes

7.4.1 Operation with $V_{IN} < 4.5\text{ V}$ (Minimum V_{IN})

TI recommends operating the device with input voltages above 4.5 V. The typical V_{IN} UVLO threshold is 4.3 V, and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device does not switch. If EN is externally pulled up to V_{IN} or left floating, when V_{IN} passes the UVLO threshold the device becomes active. Switching is enabled, and the soft-start sequence is initiated. The TPS54560B starts at the soft-start time determined by the internal soft-start timer.

7.4.2 Operation with EN Control

The enable threshold voltage is 1.2 V typical. With EN held below that voltage the device is disabled and switching is inhibited even if V_{IN} is above its UVLO threshold. The IC quiescent current is reduced in this state. If the EN voltage is increased above the threshold while V_{IN} is above its UVLO threshold, the device becomes active. Switching is enabled, and the soft-start sequence is initiated. The TPS54560B starts at the soft-start time determined by the internal soft-start timer.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54560B is a 60-V, 5-A step-down regulator with an integrated high-side MOSFET. Ideal applications are: 12-V, 24-V, and 48-V industrial and communications power systems.

8.2 Typical Application




Figure 32. 5 V Output TPS54560B Design Example

8.2.1 Design Requirements

This guide illustrates the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These requirements are typically determined at the system level. Calculations can be done with the aid of WEBENCH or the Excel® spreadsheet located on this product's landing page. For this example, start with the following known parameters:

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Output voltage	5 V
Transient response 1.25 A to 3.75 A load step	$\Delta V_{OUT} = 4\%$
Maximum output current	5 A
Input voltage	12 V nom. 7 V to 60 V
Output voltage ripple	0.5% of V_{OUT}
Start input voltage (rising V_{IN})	6.5 V
Stop input voltage (falling V_{IN})	5 V

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH® Tools

Click [here](#) to create a custom design using the TPS54560B with WEBENCH® Power Designer.

1. Start by entering your V_{IN} , V_{OUT} , and I_{OUT} requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance
 - Run thermal simulations to understand the thermal performance of your board
 - Export your customized schematic and layout into popular CAD formats
 - Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Selecting the Switching Frequency

The first step is to choose a switching frequency for the regulator. Typically, the designer uses the highest switching frequency possible since this produces the smallest solution size. High switching frequency allows for lower value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power switch, the input voltage, the output voltage, and the frequency foldback protection.

Use [Equation 25](#) and [Equation 26](#) to calculate the upper limit of the switching frequency for the regulator. Choose the lower value result from the two equations. Switching frequencies higher than these values results in pulse skipping or the lack of overcurrent protection during a short circuit.

The typical minimum on-time, t_{onmin} , is 135 ns for the TPS54560B. For this example, the output voltage is 5 V and the maximum input voltage is 60 V, which allows for a maximum switch frequency up to 708 kHz to avoid pulse skipping from [Equation 25](#). To ensure overcurrent runaway is not a concern during short circuits use [Equation 26](#) to determine the maximum switching frequency for frequency foldback protection. With a maximum input voltage of 60 V, assuming a diode voltage of 0.7 V, inductor resistance of 11 mΩ, switch resistance of 92 mΩ, a current limit value of 6 A, and short-circuit output voltage of 0.1 V, the maximum switching frequency is 855 kHz.

For this design, a lower switching frequency of 400 kHz is chosen to operate comfortably below the calculated maximums. To determine the timing resistance for a given switching frequency, use [Equation 27](#) or the curve in [Figure 6](#). The switching frequency is set by resistor R_3 shown in [Figure 32](#). For 400 kHz operation, the closest standard value resistor is 243 kΩ.

$$f_{SW(max skip)} = \frac{1}{135ns} \times \left(\frac{5 A \times 11 m\Omega + 5 V + 0.7 V}{60 V - 5 A \times 92 m\Omega + 0.7 V} \right) = 708 \text{ kHz} \quad (25)$$

$$f_{SW(shift)} = \frac{8}{135 ns} \times \left(\frac{6 A \times 11 m\Omega + 0.1 V + 0.7 V}{60 V - 6 A \times 92 m\Omega + 0.7 V} \right) = 855 \text{ kHz} \quad (26)$$

$$R_T (k\Omega) = \frac{101756}{400 (kHz)^{1.008}} = 242 \text{ k}\Omega \quad (27)$$

8.2.2.3 Output Inductor Selection (L_O)

To calculate the minimum value of the output inductor, use [Equation 28](#).

K_{IND} is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor-ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor ripple current. In general, the inductor-ripple value is at the discretion of the designer; however, the following guidelines may be used.

For designs using low ESR output capacitors such as ceramics, a value as high as $K_{IND} = 0.3$ may be desirable. When using higher ESR output capacitors, $K_{IND} = 0.2$ yields better results. Because the inductor ripple current is part of the current mode PWM control system, the inductor ripple current must always be greater than 150 mA for stable PWM operation. In a wide input-voltage regulator, it is best to choose relatively large inductor-ripple current. This provides sufficient ripple current with the input voltage at the minimum.

For this design example, $K_{IND} = 0.3$, and the inductor value is calculated to be 7.6 μH . The nearest standard value is 7.2 μH . It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from Equation 30 and Equation 31. For this design, the RMS inductor current is 5 A, and the peak inductor current is 5.8 A. The chosen inductor is a WE 7447798720, which has a saturation current rating of 7.9 A and an RMS current rating of 6 A.

As the equation set demonstrates, lower ripple currents reduce the output voltage ripple of the regulator but require a larger value of inductance. Selecting higher ripple currents increases the output voltage ripple of the regulator but allow for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level previously calculated. In transient conditions, the inductor current can increase up to the switch-current limit of the device. For this reason, the most conservative design approach is to choose an inductor with a saturation current rating equal to or greater than the switch-current limit of the TPS54560 which is nominally 7.5 A.

$$L_{O(\min)} = \frac{V_{IN(\max)} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(\max)} \times f_{SW}} = \frac{60 \text{ V} - 5 \text{ V}}{5 \text{ A} \times 0.3} \times \frac{5 \text{ V}}{60 \text{ V} \times 400 \text{ kHz}} = 7.6 \mu\text{H} \quad (28)$$

$$I_{RIPPLE} = \frac{V_{OUT} \times (V_{IN(\max)} - V_{OUT})}{V_{IN(\max)} \times L_O \times f_{SW}} = \frac{5 \text{ V} \times (60 \text{ V} - 5 \text{ V})}{60 \text{ V} \times 7.2 \mu\text{H} \times 400 \text{ kHz}} = 1.591 \text{ A} \quad (29)$$

$$I_{L(\text{rms})} = \sqrt{I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(\max)} - V_{OUT})}{V_{IN(\max)} \times L_O \times f_{SW}} \right)^2} = \sqrt{(5 \text{ A})^2 + \frac{1}{12} \times \left(\frac{5 \text{ V} \times (60 \text{ V} - 5 \text{ V})}{60 \text{ V} \times 7.2 \mu\text{H} \times 400 \text{ kHz}} \right)^2} = 5 \text{ A} \quad (30)$$

$$I_{L(\text{peak})} = I_{OUT} + \frac{I_{RIPPLE}}{2} = 5 \text{ A} + \frac{1.591 \text{ A}}{2} = 5.797 \text{ A} \quad (31)$$

8.2.2.4 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. Select the output capacitance based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor must supply the increased load current until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage and adjust the peak switch current in response to the higher load. The output capacitance must be large enough to supply the difference in current for 2 clock cycles to maintain the output voltage within the specified range. shows the minimum output capacitance necessary, where ΔI_{OUT} is the change in output current, f_{SW} is the regulators switching frequency and ΔV_{OUT} is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in V_{OUT} for a load step from 1.25 A to 3.75 A. Therefore, ΔI_{OUT} is 3.75 A – 1.25 A = 2.5 A and $\Delta V_{OUT} = 0.04 \times 5 = 0.2 \text{ V}$. Using these numbers gives a minimum capacitance of 62.5 μF . This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be included in load-step calculations.

The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high to low load current. The catch diode of the regulator can not sink current so energy stored in the inductor can produce an output voltage overshoot when the load current rapidly decreases. A typical load step response is shown in [Figure 37](#). The excess energy absorbed in the output capacitor increases the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. [Equation 33](#) calculates the minimum capacitance required to keep the output voltage overshoot to a desired value, where L_O is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, V_f is the peak output voltage, and V_i is the initial voltage. For this example, the worst case load step is from 3.75 A to 1.25 A. The output voltage increases during this load transition, and the stated maximum in our specification is 4% of the output voltage. This makes $V_f = 1.04 \times 5 = 5.2$. V_i is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in [Equation 33](#) yields a minimum capacitance of 44.1 μF .

[Equation 34](#) calculates the minimum output capacitance needed to meet the output voltage ripple specification, where f_{SW} is the switching frequency, $V_{ORIPPLE}$ is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. [Equation 34](#) yields 19.9 μF .

[Equation 35](#) calculates the maximum ESR an output capacitor can have to meet the output-voltage-ripple specification. [Equation 35](#) indicates the ESR should be less than 15.7 m Ω .

The most stringent criteria for the output capacitor is the 62.5 μF required to maintain the output voltage within regulation tolerance during a load transient.

Capacitance de-ratings for aging, temperature, and DC bias increases this minimum value. For this example, $3 \times 47\text{-}\mu\text{F}$, 10-V ceramic capacitors with 5 m Ω of ESR is used. The derated capacitance is 87.4 μF , well above the minimum required capacitance of 62.5 μF .

Capacitors are generally rated for a maximum ripple current that can be filtered without degrading capacitor reliability. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. [Equation 36](#) can be used to calculate the RMS ripple current that the output capacitor must support. For this example, [Equation 36](#) yields 459 mA.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} = \frac{2 \times 2.5 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 62.5 \mu\text{F} \quad (32)$$

$$C_{OUT} > L_O \times \frac{(I_{OH})^2 - (I_{OL})^2}{(V_f)^2 - (V_i)^2} = 7.2 \mu\text{H} \times \frac{(3.75 \text{ A}^2 - 1.25 \text{ A}^2)}{(5.2 \text{ V}^2 - 5 \text{ V}^2)} = 44.1 \mu\text{F} \quad (33)$$

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\left(\frac{V_{ORIPPLE}}{I_{RIPPLE}}\right)} = \frac{1}{8 \times 400 \text{ kHz}} \times \frac{1}{\left(\frac{25 \text{ mV}}{1.591 \text{ A}}\right)} = 19.9 \mu\text{F} \quad (34)$$

$$R_{ESR} < \frac{V_{ORIPPLE}}{I_{RIPPLE}} = \frac{25 \text{ mV}}{1.591 \text{ A}} = 15.7 \text{ m}\Omega \quad (35)$$

$$I_{COUT(rms)} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{\sqrt{12} \times V_{IN(max)} \times L_O \times f_{SW}} = \frac{5 \text{ V} \times (60 \text{ V} - 5 \text{ V})}{\sqrt{12} \times 60 \text{ V} \times 7.2 \mu\text{H} \times 400 \text{ kHz}} = 459 \text{ mA} \quad (36)$$

8.2.2.5 Catch Diode

The TPS54560B requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than $V_{IN(max)}$. The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 60-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the TPS54560B.

For the example design, the B560C-13-F Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the B560C-13-F is 0.7 volts at 5 A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 37 is used to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The B560C-13-F diode has a junction capacitance of 300 pF. Using Equation 37, the total loss in the diode at the maximum input voltage is 3.43 W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_D = \frac{(V_{IN(max)} - V_{OUT}) \times I_{OUT} \times V_{fd}}{V_{IN(max)}} + \frac{C_j \times f_{SW} \times (V_{IN} + V_{fd})^2}{2} =$$

$$\frac{(60 \text{ V} - 5 \text{ V}) \times 5 \text{ A} \times 0.7 \text{ V}}{60 \text{ V}} + \frac{300 \text{ pF} \times 400 \text{ kHz} \times (60 \text{ V} + 0.7 \text{ V})^2}{2} = 3.43 \text{ W} \quad (37)$$

8.2.2.6 Input Capacitor

The TPS54560B requires a high-quality ceramic type X5R or X7R input decoupling capacitor with at least 3 μF of effective capacitance. Some applications benefit from additional bulk capacitance. The effective capacitance includes any loss of capacitance due to DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54560B. The input ripple current can be calculated using Equation 38.

The value of a ceramic capacitor varies significantly with temperature and the DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is more stable over temperature. X5R and X7R ceramic dielectrics are usually selected for switching regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with consideration for the DC bias. The effective value of a capacitor decreases as the dc bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 60-V voltage rating is required to support the maximum input voltage. Common standard ceramic capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V, or 100 V. For this example, four 2.2- μF , 100-V capacitors in parallel are used. Table 2 shows several choices of high-voltage capacitors.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 39. Using the design example values, $I_{OUT} = 5 \text{ A}$, $C_{IN} = 8.8 \mu\text{F}$, $f_{SW} = 400 \text{ kHz}$, yields an input voltage ripple of 355 mV and a rms input ripple current of 2.26 A.

$$I_{Cl(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} = 5 \text{ A} \times \sqrt{\frac{5 \text{ V}}{7 \text{ V}} \times \frac{(7 \text{ V} - 5 \text{ V})}{7 \text{ V}}} = 2.26 \text{ A} \quad (38)$$

$$\Delta V_{IN} = \frac{I_{OUT} \times 0.25}{C_{IN} \times f_{SW}} = \frac{5 \text{ A} \times 0.25}{8.8 \mu\text{F} \times 400 \text{ kHz}} = 355 \text{ mV} \quad (39)$$

Table 2. Capacitor Types

VALUE (μF)	EIA Size	VOLTAGE	DIELECTRIC	COMMENTS
1 to 2.2	1210	100 V	X7R	GRM32 series
1 to 4.7		50 V		
1	1206	100 V		GRM31 series
1 to 2.2		50 V		
1 to 1.8	2220	50 V		VJ X7R series
1 to 1.2		100 V		
1 to 3.9	2225	50 V		
1 to 1.8		100 V		
1 to 2.2	1812	100 V		C series C4532
1.5 to 6.8		50 V		
1 to 2.2	1210	100 V		C series C3225
1 to 3.3		50 V		
1 to 4.7	1210	50 V		X7R dielectric series
1		100 V		
1 to 4.7	1812	50 V		
1 to 2.2		100 V		

8.2.2.7 Bootstrap Capacitor Selection

A 0.1-μF ceramic capacitor must be connected between the BOOT and SW pins for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor must have a 10 V or higher voltage rating.

8.2.2.8 Undervoltage Lockout Setpoint

The L (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54560B. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. For the example design, the supply must turn on and start switching once the input voltage increases above 6.5 V (UVLO start). After the regulator starts switching, it should continue to do so until the input voltage falls below 5 V (UVLO stop).

Programmable UVLO threshold voltages are set using the resistor divider of R_{UVLO1} and R_{UVLO2} between VIN and GND, connected to the EN pin. Equation 40 and Equation 41 calculate the resistance values necessary. For the example application, a 442-kΩ resistor between VIN and EN (R_{UVLO1}) and a 90.9-kΩ resistor between EN and GND (R_{UVLO2}) are required to produce the 6.5-V and 5-V start and stop voltages.

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} = \frac{6.5 \text{ V} - 5 \text{ V}}{3.4 \text{ μA}} = 441 \text{ kΩ} \quad (40)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} = \frac{1.2 \text{ V}}{\frac{6.5 \text{ V} - 1.2 \text{ V}}{442 \text{ kΩ}} + 1.2 \text{ μA}} = 90.9 \text{ kΩ} \quad (41)$$

8.2.2.9 Output Voltage and Feedback Resistors Selection

The voltage divider of R5 and R6 sets the output voltage. For the example design, 10.2 kΩ was selected for R6. Using Equation 42, R5 is calculated as 53.5 kΩ. The nearest standard 1% resistor is 53.6 kΩ. Due to the input current of the FB pin, the current flowing through the feedback network must be greater than 1 μA to maintain the output voltage accuracy. This requirement is satisfied if the value of R6 is less than 800 kΩ. Choosing higher resistor values decreases quiescent current and improves efficiency at low output currents but may also introduce noise immunity problems.

$$R_{HS} = R_{LS} \times \frac{V_{OUT} - 0.8 \text{ V}}{0.8 \text{ V}} = 10.2 \text{ kΩ} \times \left(\frac{5 \text{ V} - 0.8 \text{ V}}{0.8 \text{ V}} \right) = 53.5 \text{ kΩ} \quad (42)$$

8.2.2.10 Minimum Input Voltage, V_{IN}

To ensure proper operation of the device and to keep the output voltage in regulation, the input voltage at the device must be above the value calculated with Equation 43. Using the typical values for the $R_{DS(on)}$, R_{dc} and V_F in this application example, the minimum input voltage is 5.71 V. The BOOT-SW = 3 V curve in [Typical Characteristics](#) was used for $R_{HS} = 0.12 \Omega$ because the device will be operating with low dropout. When operating with low dropout, the BOOT-SW voltage is regulated at a lower voltage because the BOOT-SW is regulated at a lower volume because the BOOT-SW capacitor is not refreshed every switching cycle. In the final application, the values of $R_{DS(on)}$, R_{dc} , and V_F used in Equation 43 must include tolerance of the component specifications and the variation of these specifications at their maximum operating temperature in the application.

$$V_{IN(min)} = \frac{V_{OUT} + V_F + R_{dc} \times I_{OUT}}{0.99} + R_{DS(on)} \times I_{OUT} - V_F$$

$$V_{IN(min)} = \frac{5 \text{ V} + 0.5 \text{ V} + 0.0113 \Omega \times 5 \text{ A}}{0.99} + 0.12 \Omega \times 5 \text{ A} - 0.5 \text{ V} = 5.71 \text{ V} \quad (43)$$

8.2.2.11 Compensation

There are several methods to design compensation for DC/DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope compensation is ignored, the actual crossover frequency is lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole.

To get started, the modulator pole, $f_{p(mod)}$, and the ESR zero, f_{z1} must be calculated using Equation 44 and Equation 45. For C_{OUT} , use a derated value of 87.4 μF . Use Equation 46 and Equation 47 to estimate a starting point for the crossover frequency, f_{co} . For the example design, $f_{p(mod)}$ is 1821 Hz and $f_{z(mod)}$ is 1100 kHz. Equation 45 is the geometric mean of the modulator pole and the ESR zero and Equation 47 is the mean of modulator pole and half of the switching frequency. Equation 46 yields 44.6 kHz and Equation 47 gives 19.1 kHz. Use the geometric mean value of Equation 46 and Equation 47 for an initial crossover frequency. For this example, after lab measurement, the crossover frequency target was increased to 30 kHz for an improved transient response.

Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$f_{P(mod)} = \frac{I_{OUT(max)}}{2 \times \pi \times V_{OUT} \times C_{OUT}} = \frac{5 \text{ A}}{2 \times \pi \times 5 \text{ V} \times 87.4 \mu\text{F}} = 1821 \text{ Hz} \quad (44)$$

$$f_{Z(mod)} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}} = \frac{1}{2 \times \pi \times 1.67 \text{ m}\Omega \times 87.4 \mu\text{F}} = 1100 \text{ kHz} \quad (45)$$

$$f_{co1} = \sqrt{f_{p(mod)} \times f_{z(mod)}} = \sqrt{1821 \text{ Hz} \times 1100 \text{ kHz}} = 44.6 \text{ kHz} \quad (46)$$

$$f_{co2} = \sqrt{f_{p(mod)} \times \frac{f_{SW}}{2}} = \sqrt{1821 \text{ Hz} \times \frac{400 \text{ kHz}}{2}} = 19.1 \text{ kHz} \quad (47)$$

To determine the compensation resistor, R_4 , use Equation 48. Assume the power stage transconductance, g_{mps} , is 17 A/V. The output voltage, V_O , reference voltage, V_{REF} , and amplifier transconductance, g_{mea} , are 5 V, 0.8 V, and 350 $\mu\text{A/V}$, respectively. R_4 is calculated to be 16.8 k Ω , and a standard value of 16.9 k Ω is selected. Use Equation 49 to set the compensation zero to the modulator pole frequency. Equation 49 yields 5172 pF for compensating capacitor C_5 . 4700 pF is used for this design.

$$R_4 = \left(\frac{2 \times \pi \times f_{co} \times C_{OUT}}{g_{mps}} \right) \times \left(\frac{V_{OUT}}{V_{REF} \times g_{mea}} \right) = \left(\frac{2 \times \pi \times 29.2 \text{ kHz} \times 87.4 \mu\text{F}}{17 \text{ A/V}} \right) \times \left(\frac{5 \text{ V}}{0.8 \text{ V} \times 350 \mu\text{A/V}} \right) = 16.8 \text{ k}\Omega \quad (48)$$

$$C_5 = \frac{1}{2 \times \pi \times R_4 \times f_{p(mod)}} = \frac{1}{2 \times \pi \times 16.9 \text{ k}\Omega \times 1821 \text{ Hz}} = 5172 \text{ pF} \quad (49)$$

A compensation pole can be implemented if desired by adding capacitor C8 in parallel with the series combination of R4 and C5. Use the larger value calculated from Equation 50 and Equation 51 for C8 to set the compensation pole. The selected value of C8 is 47 pF for this design example.

$$C8 = \frac{C_{OUT} \times R_{ESR}}{R4} = \frac{87.4 \mu F \times 1.67 m\Omega}{16.9 k\Omega} = 8.64 pF \quad (50)$$

$$C8 = \frac{1}{R4 \times f_{sw} \times \pi} = \frac{1}{16.9 k\Omega \times 400 kHz \times \pi} = 47.1 pF \quad (51)$$

8.2.2.12 Discontinuous Conduction Mode and Eco-mode Boundary

With an input voltage of 12 V, the power supply enters DCM when the output current is less than 408 mA. The power supply enters Eco-mode when the output current is lower than 25.3 mA. The input current draw is 257 μ A with no load.

8.2.2.13 Power Dissipation Estimate

The following formulas show how to estimate the TPS54560B power dissipation under CCM operation. Do not use these equations if the device is operating in DCM.

The power dissipation of the IC includes conduction loss (P_{COND}), switching loss (P_{SW}), gate-drive loss (P_{GD}), and supply current (P_Q). Example calculations are shown with the 12-V typical input voltage of the design example.

$$P_{COND} = (I_{OUT})^2 \times R_{DS(on)} \times \left(\frac{V_{OUT}}{V_{IN}} \right) = 5 A^2 \times 92 m\Omega \times \frac{5 V}{12 V} = 0.958 W \quad (52)$$

$$P_{SW} = V_{IN} \times f_{SW} \times I_{OUT} \times t_{rise} = 12 V \times 400 kHz \times 5 A \times 4.9 ns = 0.118 W \quad (53)$$

$$P_{GD} = V_{IN} \times Q_G \times f_{SW} = 12 V \times 3nC \times 400 kHz = 0.014 W \quad (54)$$

$$P_Q = V_{IN} \times I_Q = 12 V \times 146 \mu A = 0.0018 W$$

where

- I_{OUT} is the output current (A).
 - $R_{DS(on)}$ is the on-resistance of the high-side MOSFET (Ω)
 - V_{OUT} is the output voltage (V).
 - V_{IN} is the input voltage (V).
 - f_{sw} is the switching frequency (Hz)
 - t_{rise} is the SW pin voltage rise time and can be estimated by $t_{rise} = V_{IN} \times 0.16 ns/V + 3 ns$
 - Q_G is the total gate charge of the internal MOSFET
 - I_Q is the operating nonswitching supply current
- (55)

Therefore,

$$P_{TOT} = P_{COND} + P_{SW} + P_{GD} + P_Q = 0.958 \text{ W} + 0.118 \text{ W} + 0.014 \text{ W} + 0.0018 \text{ W} = 1.092 \text{ W} \quad (56)$$

For given T_A ,

$$T_J = T_A + R_{TH} \times P_{TOT} \quad (57)$$

For given $T_{JMAX} = 150^\circ\text{C}$

$$T_{A(max)} = T_{J(max)} - R_{TH} \times P_{TOT}$$



where

- P_{TOT} is the total device power dissipation (W)
 - T_A is the ambient temperature ($^\circ\text{C}$).
 - T_J is the junction temperature ($^\circ\text{C}$).
 - R_{TH} is the thermal resistance of the package ($^\circ\text{C}/\text{W}$)
 - T_{JMAX} is maximum junction temperature ($^\circ\text{C}$)
 - T_{AMAX} is maximum ambient temperature ($^\circ\text{C}$).
- (58)

There will be additional power losses in the regulator circuit due to the inductor ac and dc losses, the catch diode and PCB trace resistance impacting the overall efficiency of the regulator.

8.2.2.14 Safe Operating Area

The safe operating area (SOA) of the device is shown in Figure 33 through Figure 36 for 3.3 V, 5 V, and 12 V outputs and varying amounts of forced air flow. The temperature derating curves represent the conditions at which the internal and external components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a double-sided PCB with 2 oz. copper, similar to the EVM. Pay careful attention to the other components chosen for the design, especially the catch diode. In most of these test conditions, the thermal performance is limited by the catch diode. When operating at high duty cycles or at higher switching frequency the TPS54560B thermal performance can become the limiting factor.






Figure 35. 12-V Outputs




Figure 36. Air Flow Conditions

8.2.3 Application Curves




Figure 37. Load Transient




Figure 38. Line Transient (8 V to 40 V)




Figure 39. Start-up With VIN




Figure 40. Start-up With EN






Figure 41. Output Ripple CCM



$I_{OUT} = 100$ mA

Figure 42. Output Ripple DCM



No Load

Figure 43. Output Ripple PSM






Figure 44. Input Ripple CCM



$I_{OUT} = 100 \text{ mA}$

Figure 45. Input Ripple DCM



No Load

EN Floating

Figure 46. Low Dropout Operation




Figure 47. Efficiency vs Load Current




Figure 48. Light Load Efficiency




Figure 49. Efficiency vs Load Current




Figure 50. Light Load Efficiency




Figure 51. Efficiency vs Output Current




Figure 52. Overall Loop Frequency Response




Figure 53. Regulation vs Load Current




Figure 54. Regulation vs Input Voltage

8.3 Other System Examples

8.3.1 Inverting Power

The TPS54560B can be used to convert a positive input voltage to a negative output voltage. Idea applications are amplifiers requiring a negative power supply. For a more detailed example see [SLVA317](#).




Figure 55. TPS54560B Inverting Power Supply from [SLVA317](#) Application Note

8.3.2 Split-Rail Power Supply

The TPS54560B can be used to convert a positive input voltage to a split-rail positive and negative output voltage by using a coupled inductor. Idea applications are amplifiers requiring a split rail positive and negative voltage power supply. For a more detailed example see TI application report, [Creating a split-rail power supply with a wide input voltage buck regulator](#).

Other System Examples (continued)




Figure 56. TPS54560B Split-Rail Power Supply

9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 V and 60 V. If the input supply is located more than a few inches from the TPS54560B converter. Additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 μ F is a typical choice.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade performance.

- To reduce parasitic effects, bypass the VIN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode.
- Tie the GND pin directly to the power pad under the IC and the PowerPAD.
- Connect the PowerPAD to internal PCB ground planes using multiple vias directly under the IC.
- Route the SW pin to the cathode of the catch diode and to the output inductor.
- Because the SW connection is the switching node, place the catch diode and output inductor close to the SW pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- For operation at full-rated load, the top side ground area must provide adequate heat dissipating area.
- The RT/CLK pin is sensitive to noise; therefore, place the RT resistor as close as possible to the IC and routed with minimal lengths of trace.
- The additional external components can be placed approximately as shown.
- It may be possible to obtain acceptable performance with alternate PCB layouts; however, this layout has been shown to produce good results and is meant as a guideline.

10.2 Layout Examples




Figure 57. PCB Layout Example

10.3 Estimated Circuit Area

Boxing in the components in the design of [Typical Application](#) the estimated printed circuit board area is 1.025 in² (661 mm²). This area does not include test points or connectors.

11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 使用 WEBENCH® 工具定制设计方案

[请单击此处](#)，使用 TPS54360B 器件并借助 WEBENCH® 电源设计器创建定制设计。

1. 首先输入您的 V_{IN} 、 V_{OUT} 和 I_{OUT} 要求。
2. 使用优化器拨盘可优化效率、封装和成本等关键设计参数并将您的设计与德州仪器 (TI) 的其他可行解决方案进行比较。
3. WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。
4. 在多数情况下，您还可以：
 - 运行电气仿真，观察重要波形以及电路性能
 - 运行热性能仿真，了解电路板热性能
 - 将定制原理图和布局方案导出至常用 CAD 格式
 - 打印设计方案的 PDF 报告并与同事共享
5. 有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WBENCH。

11.2 接收文档更新通知

要接收文档更新通知，请导航至 Ti.com.cn 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

Eco-mode, PowerPAD, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

Excel is a registered trademark of Microsoft Corporation.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS54560BDDA	Active	Production	SO PowerPAD (DDA) 8	75 TUBE	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	54560C
TPS54560BDDA.Z	Active	Production	SO PowerPAD (DDA) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54560C
TPS54560BDDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	54560C
TPS54560BDDAR.Z	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	54560C

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54560B :

- Automotive : [TPS54560B-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA0008B

PACKAGE OUTLINE

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



4214849/A 08/2016

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/A 08/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87


4214849/A 08/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



4208951-6/D 04/12

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司