

# 8-/10-/12-Bit, Octal-Channel, Ultra-Low Glitch, Voltage Output, Two-Wire Interface Digital-to-Analog Converters

Check for Samples: DAC5578, DAC6578, DAC7578

### **FEATURES**

Relative Accuracy:

DAC5578 (8 bit): 0.25LSB INL
 DAC6578 (10 bit): 0.5LSB INL
 DAC7578 (12 bit): 1LSB INL

Glitch Energy: 0.15nV-s

• Power-On Reset to Zero Scale or Midscale

 Devices in the TSSOP Package Reset to Zero Scale

 Devices in the QFN Package Reset to Zero Scale or Midscale

Ultra-Low Power Operation: 0.13mA/ch at 5V


Wide Power-Supply Range: +2.7V to +5.5V

2-Wire Serial Interface ( I<sup>2</sup>C<sup>™</sup> compatible)

Temperature Range: -40°C to +125°C

# **APPLICATIONS**

- Portable Instrumentation
- Closed-Loop Servo Control
- Process Control
- Data Acquisition Systems



### DESCRIPTION

The DAC5578 (8 bit), DAC6578 (10 bit), and DAC7578 (12 bit) are low-power, voltage-output, octal channel, digital-to-analog converters (DACs). The devices are monolithic, provide good linearity, and minimize undesired code-to-code transient voltages (glitch).

The devices use a versatile, 2-wire serial interface that is  $I^2C$ -compatible and operates at clock rates of up to 3.4MHz. Multiple devices can share the same bus.

The devices incorporate a power-on-reset (POR) circuit that ensures the DAC output powers up to zero-scale or midscale until a valid code is written to the device. These devices also contain a power-down feature, accessed through the serial interface, that reduces the current consumption of the devices to typically 0.42µA at 5V. Power consumption is typically 2.32mW at 3V, reducing to 0.68µW in power-down mode. The low power consumption and small footprint make these devices ideal for portable, battery-operated equipment.

The DAC5578, DAC6578, and DAC7578 are drop-in and functionally-compatible with the DAC7678. All devices are available in a 4x4, QFN-24 package and a TSSOP-16 package.

RELATED DEVICES	8-BIT	10-BIT	12-BIT
Pin- and Function-Compatible (w/internal reference)	_	_	DAC7678
Pin- and Function-Compatible	DAC5578	DAC6578	DAC7578

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I<sup>2</sup>C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# PACKAGE/ORDERING INFORMATION(1)

PRODUCT	MAXIMUM RELATIVE ACCURACY (LSB)	MAXIMUM DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DACZEZO	. 1	.0.25	TSSOP-16	PW	40°C to . 125°C	DAC7578
DAC7578	±1	±0.25	QFN-24	RGE	-40°C to +125°C	DAC7578
DA 00570	.0.5	.0.5	TSSOP-16	PW	4000 to .40500	DAC6578
DAC6578	±0.5	±0.5	QFN-24	RGE	-40°C to +125°C	DAC6578
DACEEZO	.0.25	.0.25	TSSOP-16	PW	40°C to . 125°C	DAC5578
DAC5578	±0.25	±0.25	QFN-24	RGE	-40°C to +125°C	DAC5578

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range, unless otherwise noted.

	DAC5578, DAC6578, DAC7578	UNIT
AV <sub>DD</sub> to GND	-0.3 to +6	V
Digital input voltage to GND	$-0.3 \text{ to } +AV_{DD} + 0.3$	V
V <sub>OUT</sub> to GND	$-0.3 \text{ to } +AV_{DD} + 0.3$	V
V <sub>REFIN</sub> to GND	$-0.3$ to $+AV_{DD} + 0.3$	V
Operating temperature range	-40 to +125	°C
Storage temperature range	−65 to +150	°C
Junction temperature range (T <sub>J</sub> max)	+150	°C
Power dissipation	$(T_J max - T_A)/\theta_{JA}$	W

<sup>(1)</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	DAC	DACx578			
	I HERMAL METRIC	PW (16 Pins)	RGE (24 PINS)	UNITS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	111.9	33.7			
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	33.3	16.9			
$\theta_{JB}$	Junction-to-board thermal resistance	52.4	7.4	°C/W		
ΨЈТ	Junction-to-top characterization parameter	2	0.5	C/VV		
ΨЈВ	Junction-to-board characterization parameter	51.2	7.1			
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	n/a	1.7			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# **ELECTRICAL CHARACTERISTICS**

At AV<sub>DD</sub> = 2.7V to 5.5V and over  $-40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	DAC5578, D	AC6578, DA	C7578	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNII
STATIC PER	RFORMANCE <sup>(1)</sup>					
	Resolution		8			Bits
DAC5578	Relative accuracy	Measured by the line passing through codes 4 and 250		±0.01	±0.25	LSB
	Differential nonlinearity			±0.01	±0.25	LSB
	Resolution		10			Bits
DAC6578	Relative accuracy	Measured by the line passing through codes 12 and 1012		±0.06	±0.5	LSB
	Differential nonlinearity			±0.03	±0.5	LSB
	Resolution		12			Bits
DAC7578	Relative accuracy	Measured by the line passing through codes 30 and 4050		±0.3	±1	LSB
	Differential nonlinearity			±0.1	±0.25	LSB
Offset error		Extrapolated from two-point line passing through two codes (2), unloaded		0.5	±4	mV
Offset error of	drift			3		μV/°C
Full-scale err	or	DAC register loaded with all '1's		±0.03	±0.2	% of FSR
Full-scale err	or drift			2		μV/°C
Zero-code er	ror	DAC register loaded with all '0's		1	4	mV
Zero-code er	ror drift			2		μV/°C
Gain error		Extrapolated from two-point line passing through two codes (2), unloaded		±0.01	±0.15	% of FSR
Gain tempera	ature coefficient			±1		ppm of FSR/°C
OUTPUT CH	IARACTERISTICS (3)					
Output voltag	ge range		0		$AV_DD$	V
Output voltac	ge settling time	DACs unloaded, 1/4 scale to 3/4 scale		7		μs
Output voltag	ge setting time	$R_L$ = 1M $\Omega$ and $C_L$ = 470pF		12		μs
Slew rate				0.75		V/µs
Canacitiva la	ad atability	R <sub>L</sub> = ∞		470		pF
Capacitive lo	au Stability	$R_L = 2k\Omega$		1000		pF
Code change glitch impulse		1LSB change around major carry	0.15			nV-s
Digital feedthrough		SCL toggling		1.5		nV-s
Power-on glitch		R <sub>L</sub> = ∞		3		mV
Channel-to-channel dc crosstalk		Full-scale swing on adjacent channel		0.1		LSB
DC output impedance		At midscale input	4.5			Ω
Short-circuit	current	DAC outputs shorted to GND		25		mA
Power-up tim	ne (including settling time)	Coming out of power-down mode, AV <sub>DD</sub> = 5V	50			μs

<sup>(1)</sup> Linearity calculated using a reduced code range; output unloaded.

<sup>(2) 12-</sup>bit: 30 and 4050; 10-bit: 12 and 1012; 8-bit: 4 and 250

<sup>(3)</sup> Specified by design or characterization; not production tested.



# **ELECTRICAL CHARACTERISTICS (continued)**

At AV<sub>DD</sub> = 2.7V to 5.5V and over  $-40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise noted.


PARAMETER		TEST CONDITIONS	DAC5578, D	AC6578, [	DAC7578	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNII
AC PERFOR	MANCE <sup>(4)</sup>					
DAC output n	oise density	$T_A = +25$ °C, at zero-code input, $f_{OUT} = 1$ kHz		20		nV/√Hz
DAC output n	oise	T <sub>A</sub> = +25°C, at midscale input, f = 0.1Hz to 10Hz		3		$\mu V_{PP}$
EXTERNAL F	REFERENCE					
External refer	ence current	AV <sub>DD</sub> = 2.7V to 5.5V		60		μΑ
LOGIC INPU	TS <sup>(4)</sup>					
Input current				±1		μΑ
V <sub>IN</sub> L	Logic input LOW voltage	$2.7V \le AV_{DD} \le 5.5V$	GND-0.3		$0.3xAV_{DD}$	V
V <sub>IN</sub> H	Logic input HIGH voltage	$2.7V \le AV_{DD} \le 5.5V$	0.7xAV <sub>DD</sub>		AV <sub>DD</sub> +0.3	V
Pin capacitan	ce			1.5	3	pF
POWER REG	QUIREMENTS					
AV <sub>DD</sub>	Analog power supply		2.7		5.5	V
	Normal mode	$AV_{DD} = 3.6V$ to $5.5V$ $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		1.02	1.4	mA
I <sub>DD</sub> <sup>(5)</sup>		$AV_{DD} = 2.7V$ to 3.6V $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		0.86	1.3	mA
IDD ``	All power down modes	$AV_{DD} = 3.6V$ to $5.5V$ $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		0.42	6	μΑ
	All power-down modes	$AV_{DD} = 2.7V$ to $3.6V$ $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		0.25	4.7	μΑ
	Normal mode	$AV_{DD} = 3.6V$ to $5.5V$ $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		3.67	7.7	mW
Power	Normal mode	$AV_{DD} = 2.7V$ to 3.6V $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		2.32	4.68	mW
dissipation <sup>(5)</sup>	All power-down modes	$AV_{DD} = 3.6V$ to $5.5V$ $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		1.51	33	μW
All power-down modes		$AV_{DD} = 2.7V$ to $3.6V$ $V_{IN}H = AV_{DD}$ and $V_{IN}L = GND$		0.68	16.92	μW
TEMPERATU	JRE RANGE					
Specified per	formance		-40		+125	°C


<sup>(4)</sup> Specified by design or characterization; not production tested.

<sup>(5)</sup> Input code = mid scale, no load.



# **PIN CONFIGURATIONS**






 It is recommended to connect the thermal pad to GND for better thermal dissipation.

# **PIN DESCRIPTIONS**

PACKAGE			DESCRIPTION
16-Pin	24-PIN	NAME	DESCRIPTION
1	22	LDAC	Load DACs
2	11	ADDR0	3-state address input
3	2	AV <sub>DD</sub>	Power-supply input, 2.7V to 5.5V
4	3	$V_{OUT}A$	Analog output voltage from DAC A
5	4	$V_{OUT}C$	Analog output voltage from DAC C
6	5	$V_{OUT}E$	Analog output voltage from DAC E
7	6	$V_{OUT}G$	Analog output voltage from DAC G
8	8	$V_{REFIN}$	Positive reference input
9	12	CLR	Asynchronous clear input
10	13	$V_{OUT}H$	Analog output voltage from DAC H
11	14	$V_{OUT}F$	Analog output voltage from DAC F
12	15	$V_{OUT}D$	Analog output voltage from DAC D
13	16	$V_{OUT}B$	Analog output voltage from DAC B
14	17	GND	Ground reference point for all circuitry on the device
15	19	SDA	Serial data input. Data are clocked into or out of the input register. This pin is a bidirectional, opendrain data line that should be connected to the supply voltage with an external pull-up resistor.
16	20	SCL	Serial clock input. Data can be transferred at rates up to 3.4MHz. Schmitt-trigger logic input.
_	1	NC	Not internally connected
_	7	NC	Not internally connected
	9	RSTSEL	Reset select pin. RSTSEL high resets device to mid-scale; RSTSEL low resets device to zero-scale.
_	10	ADDR1	3-state address input
_	18	NC	Not internally connected
_	21	TWOC	Twos complement select. If the TWOC pin is pulled high, the DAC registers use twos complement format; if TWOC is pulled low, the DAC registers use straight binary format.
_	23	NC	Not internally connected
_	24	NC	Not internally connected

# TEXAS INSTRUMENTS

### **TIMING DIAGRAM**



- (1) Asynchronous LDAC update mode. For more information and details, see the LDAC Functionality section.
- (2) Synchronous LDAC update mode. For more information and details, see the LDAC Functionality section.

Figure 1. Serial Write Operation

# TIMING REQUIREMENTS(1)

At  $AV_{DD} = 2.7 \text{ V}$  to 5.5 V and  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  range (unless otherwise noted).

PARAMETER	STANE		FAST MODE		HIGH SPEED MODE		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
SCL frequency, f <sub>SCL</sub>		0.1		0.4		3.4	MHz
Bus free time between STOP and START conditions, t <sub>BUF</sub>	4.7		1.3				μs
Hold time after repeated start, t <sub>HDSTA</sub>	4		0.6		0.16		μs
Repeated Start setup time, t <sub>SUSTA</sub>	4.7		0.6		0.16		μs
STOP condition setup time, t <sub>SUSTO</sub>	4		0.6		0.16		μs
Data hold time, t <sub>HDDAT</sub>	0		0		0		ns
Data setup time, t <sub>SUDAT</sub>	250		100		10		ns
SCL clock LOW period, t <sub>LOW</sub>	4700		1300		160		ns
SCL clock HIGH period, t <sub>HIGH</sub>	4000		600		60		ns
Clock/Data fall time, t <sub>F</sub>		300		300		160	ns
Clock/Data rise time, t <sub>R</sub>		1000		300		160	ns
LDAC pulse width LOW time, t <sub>1</sub>	40		10		1.2		μs
SCL falling edge to LDAC falling edge for asynchronous LDAC update, t <sub>2</sub>	20		5		0.6		μs
LDAC falling edge to SCL falling edge for synchronous LDAC update, $t_3$	360		90		10.5		μs
CLR pulse width LOW time, t <sub>4</sub>	40		10		1.2		μs

(1) See the Serial Write Operation timing diagram.



# TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5.5 V

At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.



DAC E

DAC F

DAC G

DAC H

# TYPICAL CHARACTERISTICS: DAC at $AV_{DD} = 5.5 \text{ V}$ (continued)

0.5

0.4

0.3

0.2

0.1

0.0

0

0.5


ă

128

Error (LSB)

N

At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).



-0.1 -0.2 -0.3 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.5 -0.4

256

All Eight Channels Shown

External Reference = 5V


Digital Input Code **Figure 9.** 


512

**DIFFERENTIAL LINEARITY ERROR** 

vs DIGITAL INPUT CODE (DAC6578, 10-Bit, -40°C)











Figure 11.

**DIFFERENTIAL LINEARITY ERROR** 

vs DIGITAL INPUT CODE (DAC6578, 10-Bit, +125°C)

# LINEARITY ERROR vs DIGITAL INPUT CODE (DAC6578, 10-Bit, +125°C)



0.4 All Eight Channels Shown External Reference = 5V

0.2 0.1 0.1 0.0




Figure 13.



At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.





Figure 19.

110 125



# TYPICAL CHARACTERISTICS: DAC at $AV_{DD} = 5.5 \text{ V}$ (continued)

At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




**DIFFERENTIAL LINEARITY ERROR** vs TEMPERATURE (DAC7578, 12-Bit) 0.25 External Reference = 5V 0.20 0.15 0.10 Error (LSB) **DNL MAX** 0.05 0.00 DNL MIN -0.05 -0.10 -0.15 -0.20 -0.25

Temperature (°C) Figure 21.

35 50

-25 -10






Figure 22.




Figure 23.




Figure 24.





Figure 25.




At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).



**OFFSET ERROR** vs TEMPERATURE External Reference = 5V 2 Offset Error (mV) 0 -1 -2 CHA CH E CH B CH F -3 CH C CH G CH D CH H -40 -25 -10 35 50 110 125 Temperature (°C)



Figure 27.






Figure 28.

Figure 29.







Figure 30.





At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).
















At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).





Figure 37.






Figure 39.






Figure 40.









At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).

# HALF-SCALE SETTLING TIME: 5V RISING EDGE




Figure 43.

# HALF-SCALE SETTLING TIME: 5V FALLING EDGE




Figure 44.

Time (5 µs/div)

# CLOCK FEEDTHROUGH




Figure 45.

### POWER-ON GLITCH RESET TO ZERO SCALE




Figure 46.

# POWER-ON GLITCH RESET-TO-MID SCALE




Figure 47.

# POWER-OFF GLITCH





Figure 48.



At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).



Time (2 μs/div)

Figure 49.





Figure 51.



GLITCH ENERGY: 5V, 12-BIT, 1LSB STEP, FALLING EDGE




Figure 50.

### GLITCH ENERGY: 5V, 10-BIT, 1LSB STEP, FALLING EDGE




Figure 52.

### GLITCH ENERGY: 5V, 8-BIT, 1LSB STEP, FALLING EDGE






Figure 54.



At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).








# TYPICAL CHARACTERISTICS: DAC AT $AV_{DD} = 3.6 \text{ V}$

At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).






Figure 57.

Figure 58.




Figure 59.



At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




Figure 60.




Figure 61.




Figure 62.




Figure 63.




Figure 64.





Figure 65.



0.5

At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




vs DIGITAL INPUT CODE (DAC6578, 10-Bit, -40°C) 0.5 All Eight Channels Shown 0.4 External Reference = 2.5V 0.3 0.2 Error (LSB) 0.1 0.0 -0.1 N -0.2 DAC A DAC E -0.3 DAC B DAC F DAC C DAC G -0.4 DAC D DAC H 0 128 256 512 Digital Input Code


**DIFFERENTIAL LINEARITY ERROR** 

Figure 67.

**DIFFERENTIAL LINEARITY ERROR** 

vs DIGITAL INPUT CODE (DAC6578, 10-Bit, +25°C)






All Eight Channels Shown 0.4 External Reference = 2.5V 0.3 0.2 DNL Error (LSB) 0.1 0.0 -0.1 -0.2 DAC A DAC E -0.3 DAC F DAC B DAC C DAC G -0.4 DAC D DAC H -0.5 0 128 256 384 512 640 768 896 1024 Digital Input Code

Figure 69.

### LINEARITY ERROR vs DIGITAL INPUT CODE (DAC6578, 10-Bit, +125°C)

Figure 68.








Figure 71.





At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).






**DIFFERENTIAL LINEARITY ERROR** 









128

DAC C

DAC D

192


160

DAC G

DAC H

256

224



DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE (DAC5578, 8-Bit, +125°C)

Figure 75.




Figure 77.

-0.20

-0.25

0

32

64

96



# TYPICAL CHARACTERISTICS: DAC AT AV<sub>DD</sub> = 2.7 V (continued)

At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




Figure 78.




Figure 79.




Figure 80.







Figure 81.









At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).














Figure 87.







Figure 88.





At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).
















At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




Figure 95.




Figure 96.

**FULL-SCALE SETTLING TIME:** 

# FULL-SCALE SETTLING TIME:




Figure 97.

# 2.7V FALLING EDGE From Code FFFh to 000h External Reference = 2.5 V Zoomed Falling Edge 100 μV/div

2 V/div

\_Trigger Pulse 5 V/div

Time (5 μs/div)

Figure 98.

# HALF-SCALE SETTLING EDGE: 2.7V RISING EDGE




Figure 99.

# HALF-SCALE SETTLING TIME:




Figure 100.



At  $T_A = 25$ °C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).




Figure 101.





Figure 102.






Figure 103.




Figure 104.

# GLITCH ENERGY:




Figure 105.

# GLITCH ENERGY: 2.7V, 12-BIT, 1LSB STEP, FALLING EDGE




Figure 106.



At T<sub>A</sub> = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).

# **GLITCH ENERGY:** 2.7V, 10-BIT, 1LSB STEP, FALLING EDGE




Figure 107.

# **GLITCH ENERGY:** 2.7V, 8-BIT, 1LSB STEP, RISING EDGE





Figure 109.

# **GLITCH ENERGY:**



Time (2 µs/div) Figure 108.

### **GLITCH ENERGY:** 2.7V, 8-BIT, 1LSB STEP, FALLING EDGE




Figure 110.



### THEORY OF OPERATION

### **DIGITAL-TO-ANALOG CONVERTER (DAC)**

The DAC5578, DAC6578, and DAC7578 (DACx578) architecture consists of eight string DACs each followed by an output buffer amplifier. Figure 111 shows a principal block diagram of the DAC architecture.




Figure 111. Device Architecture

For the TSSOP package, the input coding is straight binary. For the QFN package, the TWOC pin controls the code format.

When using an external reference, the ideal output voltage is given by Equation 1:

$$V_{OUT} = \frac{D_{IN}}{2^n} \times V_{REFIN}$$
 (1)

Where:

 $D_{IN}$  = decimal equivalent of the binary code that is loaded to the DAC register. The code can range from 0 to 255 for the 8-bit DAC5578, 0 to 1023 (DAC6578) and 0 to 4095 (DAC7578).

 $V_{REFIN}$  = external reference voltage of 0V to 5V, supplied at the  $V_{REFIN}$  pin.

n = resolution on bits; 8 (DAC5578), 10 (DAC6578), or 12 (DAC7578)

### **RESISTOR STRING**

The resistor string circuitry is shown in Figure 112. It is a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is monotonic because it is a string of resistors. The overall gain is one and allows the user to provide an external reference value of 0 to  $AV_{DD}$ .




Figure 112. Resistor String

### **OUTPUT AMPLIFIER**

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving a maximum output range of 0V to  $AV_{DD}$ . It is capable of driving a load of  $2k\Omega$  in parallel with 1000pF to GND. The source and sink capabilities of the output amplifier can be seen in the Typical Characteristics. The typical slew rate is  $0.75V/\mu s$ , with a typical full-scale settling time of  $7\mu s$  with the output unloaded.



# TWO-WIRE, I<sup>2</sup>C-COMPATIBLE INTERFACE

The two-wire serial interface used by the DACx578 is  $I^2C$ -compatible (refer to the  $I^2C$  Bus Specification). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up resistors. When the bus is idle, both SDA and SCL lines are pulled high. All  $I^2C$ -compatible devices connect to the  $I^2C$  bus through open-drain I/O pins SDA and SCL.

The I<sup>2</sup>C specification states that the device that controls communication is called a master, and the devices that are controlled by the master are called slaves. The master device generates the SCL signal. The master device also generates special timing conditions (start, repeated start, and stop) on the bus to indicate the start or stop of a data transfer, as shown in Figure 113. Device addressing is also performed by the master. The master device on an I<sup>2</sup>C bus is usually a microcontroller or a digital signal processor (DSP). The DACx578 operates as a slave device on the I<sup>2</sup>C bus. A slave device acknowledges the master commands, and upon the direction of the master, either receives or transmits data.




Figure 113.

Although the DACx578 normally operates as a slave receiver, when a master device acquires the DACx578 internal register data, the DACx578 also operates as a slave transmitter. In this case, the master device reads from the DACx578 (the slave transmitter). According to I<sup>2</sup>C terminology, read and write operations are always performed with respect to the master device.

The DACx578 supports the following data transfer modes, as defined in the I<sup>2</sup>C Bus Specification:

- Standard mode (100kbps)
- Fast mode (400kbps)
- Fast mode plus (1.0Mbps) (1)
- High-Speed mode (3.4Mbps)

The data transfer protocols for Standard and Fast modes are exactly the same; therefore, these modes are referred to as *F/S mode* in this document. The protocol for High-Speed mode is different from the F/S mode, and it is referred to as *HS mode*. The DACx578 supports 7-bit addressing. Note that 10-bit addressing and a general call address are not supported.

 The DACx578 supports Fast mode plus speed and timing specifications only. These devices cannot support the 20mA low-level output current specification. Other than specific timing signals, the I<sup>2</sup>C interface works with serial bytes. At the end of each byte, a ninth clock cycle is used to generate/detect an acknowledge signal, as shown in Figure 114. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle.




Figure 114. Acknowledge and Not Acknowledge Signals on the I<sup>2</sup>C Bus

### F/S Mode Protocol

- The master initiates data transfer by generating a start condition, defined as when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 114. All I<sup>2</sup>C-compatible devices recognize a start condition.
- The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master ensures that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in Figure 115. All devices recognize the address sent by the master and compare it to the internal fixed addresses. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the ninth SCL cycle, as shown in Figure 114. Upon detecting this master acknowledge, the recognizes communication link with a slave has been established.
- The master generates additional <u>SCL</u> cycles to either transmit data to the slave (<u>R/W</u> bit = '0') or receive data from the slave (<u>R/W</u> bit = '1'). In either case, the receiver must acknowledge the data sent by the transmitter. So the acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences, consisting of eight data bits and one acknowledge bit, can continue as long as necessary.
- To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 115). This action releases the bus and stops the communication link with the addressed



slave. All I<sup>2</sup>C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.




Figure 115. I<sup>2</sup>C Bus Bit Transfer

### **HS Mode Protocol**

- When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up resistors.
- The master generates a start condition followed by a valid serial byte containing HS mode master code 00001XXX. This transmission is made in F/S mode at no more than 1.0Mbps. No device is allowed to acknowledge the HS mode master code, but all devices must recognize it and switch the respective internal settings to support 3.4Mbps operation.
- The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4Mbps are allowed. A stop condition ends HS mode and switches all the internal settings of the slave devices to support F/S mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS mode.

### DACx578 I<sup>2</sup>C UPDATE SEQUENCE

For a single update, the DACx578 requires a start condition, a valid I<sup>2</sup>C address (A) byte, a command and access (CA) byte, and two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), as shown in Table 1.

After each byte is received, the DACx578 acknowledges by pulling the SDA line low during the high period of a single clock pulse, as shown in Figure 116. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I<sup>2</sup>C address selects the corresponding slave device (for example, DACx578).

The CA byte sets the operational mode of the selected DACx578. When the operational mode is selected by this byte, the DACx578 must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for data update to occur. The DACx578 performs an update on the falling edge of the acknowledge signal that follows the LSDB.

The CA byte does not have to be re-sent until a change in operational mode is required. The bits of the control byte continuously determine the type of update performed. Thus, for the first update, the DACx578 requires a start condition, a valid I<sup>2</sup>C address, the CA byte, and two data bytes (MSDB and LSDB). For all consecutive updates, the DACx578 needs only an MSDB and LSDB, as long as the CA byte command remains the same.

When using the I $^2$ C HS mode (clock = 3.4MHz), each 12-bit DAC update other than the first update can be done within 18 clock cycles (MSDB, acknowledge signal, LSDB, acknowledge signal) at 188.88kSPS. When using Fast mode (clock = 400kHz), the maximum DAC update rate is limited to 22.22kSPS. Using the Fast mode plus (clock = 1MHz), the maximum DAC update rate is limited to 55.55kSPS. When a stop condition is received, the DACx578 releases the I $^2$ C bus and awaits a new start condition.






Figure 116. I<sup>2</sup>C Bus Protocol

### **Table 1. Update Sequence**

MSB		LSB	A C I	MSB		LSB	ACK	MSB		LSB	A C I	MSB		LSB	۸۵۷
Add	ress (A)	Byte	ACK	Comma	and/Acce	ss Byte	ACK		MSDB		ACK		LSDB		ACK
[	DB[32:24	]		[	DB[23:16	]	DB[15:8]				DB[7:0]				

# Address (A) Byte

The address byte, shown in Table 2, is the first byte received following the start condition from the master device. The first four most significant bits (MSBs) of the address are factory preset to '1001'. The next three bits of the address are controlled by the ADDR pin(s). The ADDR pin(s) inputs can be connected to

 ${\sf AV_{DD}}$ , GND, or left floating. The device address can be updated dynamically between serial commands. When using the QFN package (DAC5578RGE, DAC6578RGE, and DAC7578RGE), up to eight devices can be connected to the same I<sup>2</sup>C bus. When using the TSSOP package (DAC5578PW. DAC6578PW, and DAC7578PW), up to three devices can be connected to the same I<sup>2</sup>C bus.

### Table 2. Address Byte

MSB							LSB
AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/W
1	0	0	1	See Table 3 o	r Table 4 Slave A	ddress column	0 or 1

# Table 3. Address Format For QFN-24 (RGE) Package

SLAVE ADDRESS	ADDR1	ADDR0
1001 000	0	0
1001 001	0	1
1001 010	1	0
1001 011	1	1
1001 100	Float	0
1001 101	Float	1
1001 110	0	Float
1001 111	1	Float
Not supported	Float	Float



# Table 4. Address Format For TSSOP-16 (PW) Package

SLAVE ADDRESS	ADDR0
1001 000	0
1001 010	1
1001 100	Float

# Command and Access (CA) Byte

register is being accessed when writing to or reading from the DACx578. See Table 6 for a list of write and read commands.

The command and access byte, as shown in Table 5, controls which command is executed and which

# Table 5. Command and Access Byte

MSB							LSB
C3	C2	C1	C0	А3	A2	A1	A0
	Comma	nd bits <sup>(1)</sup>			Access	s bits <sup>(1)</sup>	

<sup>(1)</sup> See Table 6 for bit selection.

# Table 6. Command and Access Byte Format<sup>(1)</sup>

								and Access byte i offilat
C3	C2	C1	C0	А3	A2	A1	A0	DESCRIPTION
Write S	Sequenc	es						
0	0	0	0	A3	A2	A1	A0	Write to DAC input register channel n
0	0	0	1	A3	A2	A1	A0	Select to update DAC register channel n
0	0	1	0	АЗ	A2	A1	A0	Write to DAC input register channel n, and update all DAC registers (global software LDAC)
0	0	1	1	A3	A2	A1	A0	Write to DAC input register channel n, and update DAC register channel n
0	1	0	0	Χ	Χ	Х	Χ	Power down/on DAC
0	1	0	1	Χ	Χ	Х	Χ	Write to clear code register
0	1	1	0	Χ	Х	Х	Х	Write to LDAC register
0	1	1	1	Χ	Х	Х	Х	Software reset
Read S	Sequenc	es		•			•	
0	0	0	0	A3	A2	A1	A0	Read from DAC input register channel n
0	0	0	1	A3	A2	A1	A0	Read from DAC register channel n
0	1	0	0	Χ	Х	Х	Х	Read from DAC power down register
0	1	0	1	Χ	Х	Х	Х	Read from clear code register
0	1	1	0	Χ	Х	Х	Х	Read from LDAC register
Access	s Seque	nces		•	•		•	
C3	C2	C1	C0	0	0	0	0	DAC channel A
C3	C2	C1	C0	0	0	0	1	DAC channel B
C3	C2	C1	C0	0	0	1	0	DAC channel C
C3	C2	C1	C0	0	0	1	1	DAC channel D
СЗ	C2	C1	C0	0	1	0	0	DAC channel E
C3 C2 C1 C0 0 1 0 1 DAC channel F							DAC channel F	
C3	C2	C1	C0	0	1	1	0	DAC channel G
C3	C2	C1	C0	0	1	1	1	DAC channel H
C3	C2	C1	C0	1	1	1	1	All DAC channels, broadcast update

<sup>(1)</sup> Any sequences other than the ones listed are invalid; improper use can cause incorrect device operation.



# Most Significant Data Byte (MSDB) and Least Significant Data Byte (LSDB)

The MSDB and LSDB contain the data that are passed to the register(s) specified by the CA byte, as shown in Table 7 and Table 8. See Table 14 for a complete list of write sequences and Table 15 for a complete list of read sequences. The DACx578 updates at the falling edge of the acknowledge signal that follows the LSDB[0] bit.

# **Broadcast Addressing**

Broadcast addressing, as shown in Table 9, is also supported by the DACx578. Broadcast addressing can be used for synchronously updating or powering down multiple DACx578 devices. These devices are designed to work with each other, and with the DAC7678, to support multichannel synchronous updates. Using the broadcast address command, the DACx578 responds regardless of the state of the address pins. Note that broadcast addressing is supported only in write mode (master writes to the DACx578).

### I<sup>2</sup>C Read Sequence

To read any register, use the following command sequence:

- Send a start or repeated start command with a slave address and the R/W bit set to '0' for writing. The device acknowledges this event.
- Then send a command byte for the register to be read. The device acknowledges this event again.
- 3. Then send a repeated start with the slave address and the R/W bit set to '1' for reading. The device also acknowledges this event.
- 4. Then the device writes the MSDB of the register. The master should acknowledge this byte.
- 5. Finally, the device writes out the LSDB.

An alternative reading method allows for reading back of the last register written to. The sequence is a start/repeated start with slave address and the R/W bit set to '1', and the two bytes of the last register are read out, as shown in Table 13.

Note that it is not possible to use the broadcast address for reading.



# **Table 7. Most Significant Data Byte (MSDB)**

MSB							LSB
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8

# Table 8. Least Significant Data Byte (LSDB)

MSB							LSB	
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	

# **Table 9. Broadcast Address Command**

MSB							LSB
1	0	0	0	1	1	1	0

# Table 10. DAC5578 Data Input Register Format

DB2	3							DB15							DB8								DB0
C3	C2	C1	C0	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
1	C	nmma	nd an	d Δdd	roce F	lite		1			- Data	Rite			I	1			Don't	Care			

# Table 11. DAC6578 Data Input Register Format

DB23	3							DB15									DB6						DB0
C3	C2	C1	C0	А3	A2	A1	A0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Х	Х	Х	Х	Χ
1	C	nmma	nd an	d Addi	race R	ite		1				- Data	Rite .					1		Don't	Care		

# Table 12. DAC7578 Data Input Register Format

DB2	3							DB15											DB4				DB0
С3	C2	C1	C0	А3	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Х	Х	Х
	<u></u>	omma	nd an	4 744	rocc B	lito		1					Data	Ritc						1	Don't	Caro	

# Table 13. Read Sequence

S	MSB		R/W(0)	ACK	MSB		LSB	ACK	Sr	MSB		R/W(1)	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	Ac	ddress	Byte		Comm	nand/Acc	ess Byte		Sr	Ad	ddres	s Byte			MSDB				LSDB		
	From master S		Slave	F	rom mas	ter	Slave		From	mast	er	slave	Fr	om Sla	ve	Master	F	rom Slav	е	Master	

www.ti.com



# Table 14. Control Matrix for Write Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping)

	CC	AMMC		O ACCE								SIGNIFIC		•					ST SIGN						DESCRIPTION
C3	C2	C1	C0	А3	A2	A1	А	0				DATA	A[7:0]				х	Х	Х	Х	Х	Х	Х	Х	General data format for 8-bit DAC5578
C3	C2	C1	CO	А3	A2	A1	А	0					A[9:2]				D1	D0	Х	Х	х	Х	Х	Х	General data format for 10-bit DAC6578
C3	C2	C1	CO	А3	A2	A1	А	0					\[11:4]				D3	D2	D1	D0	х	Х	Х	Х	General data format for 12-bit DAC7578
Write	to DA	C Input	Regis	ter	1	I	I	- I											1		l .	l	l	l	1
0	0	0	0	0	0	0	(	)				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel A
0	0	0	0	0	0	0	1	1				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel B
0	0	0	0	0	0	1	(	)				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel C
0	0	0	0	0	0	1	1	1				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel D
0	0	0	0	0	1	0	(	)				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel E
0	0	0	0	0	1	0	1					Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel F
0	0	0	0	0	1	1	(	)				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel G
0	0	0	0	0	1	1	1					Data	Data[11:4]  X					Data	3:0]		Х	Х	Х	Х	Write to DAC input register of channel H
0	0	0	0	1	Х	Х	>	(	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Invalid code, no action performed
0	0	0	0	1	1	1	1	1				Data	X					Data	3:0]	•	Х	Х	Х	Х	Broadcast mode, write to all DAC channels
Selec	t DAC	Regist	er to U	pdate																					
0	0	0	1	0	0	0	(	)	Χ	Х	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel A to be updated
0	0	0	1	0	0	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel B to be updated
0	0	0	1	0	0	1	(	)	Χ	Х	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel C to be updated
0	0	0	1	0	0	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel D to be updated
0	0	0	1	0	1	0	(	)	Х	Х	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel E to be updated
0	0	0	1	0	1	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel F to be updated
0	0	0	1	0	1	1	(	)	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel G to be updated
0	0	0	1	0	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Selects DAC channel H to be updated
0	0	0	1	1	Х	Х	>	(	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Invalid code, no action performed
0	0	0	1	1	1	1	1	ı	Х	Х	Х	х	Х	х	х	х	х	х	х	Х	х	х	х	х	Broadcast mode, selects all DAC channels to be updated
Write	to Sele	ected [	DAC In	put Re	gister a	and U	pdate	Cor	respond	ling DAC	Registe	r (Individ	ual Softv	vare LDA	C)	•									
0	0	1	1	0	0	0	(	)				Data	[11:4]					Data	3:0]		х	х	х	Х	Write to DAC input register for channel A and update channel A DAC register
0	0	1	1	0	0	0	1	ı				Data	[11:4]					Data	3:0]		х	Х	Х	Х	Write to DAC input register for channel B and update channel B DAC register
0	0	1	1	0	0	1	(	)				Data	[11:4]					Data	3:0]		х	х	х	Х	Write to DAC input register for channel C and update channel C DAC register
0	0	1	1	0	0	1	1	ı				Data	[11:4]					Data	3:0]		х	х	х	Х	Write to DAC input register for channel D and update channel D DAC register
0	0	1	1	0	1	0	(	)				Data	[11:4]					Data	3:0]		х	х	х	Х	Write to DAC input register for channel E and update channel E DAC register
0	0	1	1	0	1	0	1	ı				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register for channel F and update channel F DAC register
0	0	1	1	0	1	1	(	)				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register for channel G and update channel G DAC register
0	0	1	1	0	1	1	1	ı				Data	[11:4]					Data	3:0]		Х	Х	Х	Х	Write to DAC input register for channel H and update channel H DAC register



www.ti.com

# Table 14. Control Matrix for Write Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping) (continued)

												ANT DAT		-,		,		ST SIGNI						DESCRIPTION
СЗ	C2	22         C1         C0         A3         A2         A1         A0         DATA[7:0]           32         C1         C0         A3         A2         A1         A0         DATA[9:0]           32         C1         C0         A3         A2         A1         A0         DATA[11:0]														х	X	X	X	X	х	Х	Х	General data format for 8-bit DAC5578
C3	C2	_		-												D1	D0	Х	Х	х	X	X	Х	General data format for 10-bit DAC6578
C3	C2															D3	D2	D1	D0	X	X	X	X	General data format for 12-bit DAC7578
0	0	1	1	1	X	Х	X	Х	Х	Х	X	X	Х	Х	Х	X	X	X	X	Х	X	X	Х	Invalid code, no action performed
0	0	1	1	1	1	1	1					[11:4]					Data[			Х	X	X	Х	Broadcast mode, write to all input registers and update all DAC registers
Write	to Sele	ected D	DAC Ing	out Reg	gister a	nd Up	date Al	I DAC Re	gisters (0	Global So	oftware L	DAC)												a. E/10 logiciolo
0	0	1	0	0	0	0	0				Data	[11:4]					Data[	3:0]		Х	х	Х	Х	Write to DAC input register for channel A and update all DAC registers
0	0	1	0	0	0	0	1				Data	[11:4]					Data[	3:0]		Х	х	Х	Х	Write to DAC input register for channel B and update all DAC registers
0	0	1	0	0	0	1	0				Data	[11:4]					Data[	3:0]		Х	х	X	Х	Write to DAC input register for channel C and update all DAC registers
0	0	1	0	0	0	1	1				Data	[11:4]					Data[	3:0]		Х	х	Х	Х	Write to DAC input register for channel D and update all DAC registers
0	0	1	0	0	1	0	0				Data	[11:4]					Data[	3:0]		Х	х	Х	Х	Write to DAC input register for channel E and update all DAC registers
0	0	1	0	0	1	0	1				Data	[11:4]					Data[	3:0]		Х	Х	Х	Х	Write to DAC input register for channel F and update all DAC registers
0	0	1	0	0	1	1	0				Data	[11:4]					Data[	3:0]		Χ	Х	Х	Х	Write to DAC input register for channel G and update all DAC registers
0	0	1	0	0	1	1	1					[11:4]	Г	1	Г		Data[			Х	х	Х	Х	Write to DAC input register for channel H and update all DAC registers
0	0	1	0	1	Х	Х	Х	X	X	Х	Х	Х	X	Х	Х	Х	Х	X	Х	Х	Х	Х	Χ	Invalid code, no action performed
0	0	1	0	1	1	1	1				Data	[11:4]					Data[	3:0]		Χ	х	Х	Х	Broadcast mode, write to all input registers and update all DAC registers
Power	r-Down	Regis		ı							ı													
0	1	0	0	Х	Х	Х	Х	Х	PD1	PD0	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	Х	Х	Х	Х	Х	
0	1	0	0	Х	Х	Х	Х	Х	0	0	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	Х	Х	Х	Х	Х	Each DAC bit set to '1' powers on selected DACs
0	1	0	0	Х	Х	Х	Х	Х	0	1	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	Х	Х	Х	Х	Х	Each DAC bit set to '1' powers down selected DACs. $V_{OUT}$ connected to GND through $1k\Omega$ pull-down resistor
0	1	0	0	х	х	х	х	Х	1	0	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	Х	Х	х	Х	Х	Each DAC bit set to '1' powers down selected DACs. $V_{OUT}$ connected to GND through $100 k\Omega$ pull-down resistor
0	1	0	0	Х	х	Х	х	Х	1	1	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	х	Х	х	Х	Х	Each DAC bit set to '1' powers down selected DACs. V <sub>OUT</sub> is High Z
Clear	Code F	Registe	er																					
0	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	CL1	CL0	Х	Х	Х	Χ	
0	1	0	1	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	X	0	0	Х	Х	Х	Х	Write to clear code register, CLR pin clears to zero scale
0	1	0	1	Х	Х	Х	Х	Χ	Х	Χ	Х	Х	Х	Х	Х	Х	Χ	0	1	Χ	Х	Х	Χ	Write to clear code register, CLR pin clears to midscale
0	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	0	Х	Х	Х	Χ	Write to clear code register, CLR pin clears to full scale
0	1	0	1	Х	Х	Х	Х	Χ	Х	Χ	Х	Х	Х	Х	Х	Х	Χ	1	1	Х	Х	Х	Χ	Write to clear code register disables CLR pin
LDAC	Regis	ter																						

SBAS496B-MARCH 2010-REVISED AUGUST 2012 www.ti.com

# Table 14. Control Matrix for Write Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping) (continued)

	С	ОММА	ND ANI	ACCE	ESS BY	ΤE				MOST	SIGNIFIC	ANT DAT	A BYTE				LEA	ST SIGN	IFICAN	T DATA	BYTE			DESCRIPTION
C3	C2	C1	C0	А3	A2	A1	A0				DATA	A[7:0]				Х	Х	Х	Х	Х	Х	Х	Х	General data format for 8-bit DAC5578
C3	C2	C1	C0	А3	A2	A1	A0				DATA	A[9:2]				D1	D0	Х	Х	Х	Х	Х	Х	General data format for 10-bit DAC6578
C3	C2	C1	C0	А3	A2	A1	A0				DATA	[11:4]				D3	D2	D1	D0	Х	Х	Х	Х	General data format for 12-bit DAC7578
0	1	1	0	х	х	х	х	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	X	X	х	х	X	X	х	х	When all DAC bits are set to '1', selected DACs ignore the \$\overline{LDAC}\$ pin.  When all DAC bits are set to '0', selected DAC registers update according to the \$\overline{LDAC}\$ pin.
Sof	ware R	eset																						
0	1	1	1	Х	Х	Х	Х	0	0	X	X	Х	Х	Х	X	Х	Χ	Х	Х	Х	Х	Х	Х	Software reset (default). Same as power-on reset (POR).
0	1	1	1	Х	Х	Х	Х	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Software reset that sets device into High-Speed mode
0	1	1	1	Х	Х	Х	Х	1	0	Х	Х	Х	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	Х	Software reset that maintains High-Speed mode state

www.ti.com

# Table 15. Control Matrix for Read Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping)

	CC	OMMAN	ID AND	ACCE	SS BY	TE				MOST S	SIGNIFIC	ANT DAT	A BYTE					LEAST	SIGNIFIC	ANT DAT	А ВҮТЕ			DESCRIPTION
C3	C2	C1	C0	А3	A2	A1	Α0				DAT	A [7:0]				х	Х	Х	Х	Х	Х	Х	Х	General data format for 8-bit DAC5578
C3	C2	C1	CO	А3	A2	A1	Α0				DAT	A [9:2]				D1	D0	Х	Х	Х	Х	Х	Х	General data format for 10-bit DAC6578
C3	C2	C1	C0	А3	A2	A1	A0				DATA	[11:4]				D3	D2	D1	D0	х	Х	Х	Х	General data format for 12-bit DAC7578
Input	Regist	er																						
0	0	0	0	0	0	0	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel A
0	0	0	0	0	0	0	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel B
0	0	0	0	0	0	1	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel C
0	0	0	0	0	0	1	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel D
0	0	0	0	0	1	0	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel E
0	0	0	0	0	1	0	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel F
0	0	0	0	0	1	1	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel G
0	0	0	0	0	1	1	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read from DAC input register channel H
0	0	0	0	1	Х	Х	Х	X	X	X	Χ	X	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Invalid code
DAC	Registe	er																						
0	0	0	1	0	0	0	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC A DAC register
0	0	0	1	0	0	0	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC B DAC register
0	0	0	1	0	0	1	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC C DAC register
0	0	0	1	0	0	1	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC D DAC register
0	0	0	1	0	1	0	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC E DAC register
0	0	0	1	0	1	0	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC F DAC register
0	0	0	1	0	1	1	0				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC G DAC register
0	0	0	1	0	1	1	1				Data	[11:4]					Data	[3:0]		0	0	0	0	Read DAC H DAC register
0	0	0	1	1	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Invalid code
Powe	r Dowr	n Regis	ter																					
0	1	0	0	Х	Х	Х	Х	0	0	0	0	0	0	PD1	PD0	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	Read power down register
Clear	Code	Registe	er																					
0	1	0	1	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CL1	CL0	Read clear code register
LDAC	Regis	ter																						
0	1	1	0	Х	Х	Х	Х	0	0	0	0	0	0	0	0	DAC H	DAC G	DAC F	DAC E	DAC D	DAC C	DAC B	DAC A	Read LDAC register



# POWER-ON RESET TO ZERO-SCALE OR MIDSCALE

The DACx578 contains a power-on reset (POR) circuit that controls the output voltage during power-on. For devices in the TSSOP package, at power-on, all DAC registers are filled with zeros and the output voltages of all DAC channels are set to zero-scale. For devices in the QFN package, all DAC registers are set to have all DAC channels power on depending of the state of the RSTSEL pin.

The RSTSEL pin value is read at power-on and should be set prior to or simultaneously with  $AV_{DD}$ . For RSTSEL set to  $AV_{DD}$ , the DAC channels are loaded with midscale code. If RSTSEL is set to ground, the DAC channels are loaded with zero-scale code. All DAC channels remain in this state until a valid write sequence and load command are sent to the respective DAC channel. The power-on reset function is useful in applications where it is important to know the output state of each DAC while the device is in the process of powering on.

#### LDAC FUNCTIONALITY

The DACx578 offers both software and hardware simultaneous updates and control functions. The DAC double-buffered architecture is designed so that new data can be entered for each DAC without disturbing the analog outputs.

The DACx578 data updates can be performed either in Synchronous or Asynchronous mode.

In Synchronous mode, data are updated on the falling edge of the acknowledge signal that follows LSDB. For Synchronous mode updates, the LDAC pin is not required and must be connected to GND permanently.

In Asynchronous mode, the LDAC pin is used as a negative-edge-triggered timing signal for asynchronous DAC updates. Multiple single-channel updates can be performed in order to set different channel buffers to desired values and then make a falling edge on the LDAC pin. The data buffers of all the channels must be loaded with the desired data before an LDAC falling edge. After a high-to-low LDAC transition, all DACs simultaneously update with the last contents of the corresponding data buffers. If the contents of a data buffer are not changed by the serial interface, the corresponding DAC output remains unchanged after the LDAC trigger.

Alternatively, all DAC outputs can be updated simultaneously using the built-in LDAC software function. The LDAC register offers additional flexibility and control, giving the ability to select which DAC channel(s) should update simultaneously when the

hardware  $\overline{\text{LDAC}}$  pin is being brought low. The LDAC register is loaded with an 8-bit word (DB15 to DB8) using control bits C3, C2, C1, and C0. The default value for each bit, and therefore each DAC channel, is zero and the external  $\overline{\text{LDAC}}$  pin operates in normal mode. If the LDAC register bit for a selected DAC channel is set to '1', that DAC channel ignores the external  $\overline{\text{LDAC}}$  pin and updates only through the software LDAC command. If, however, the LDAC register bit is set to '0', the DAC channel is controlled by the external  $\overline{\text{LDAC}}$  pin (default).

This combination of both software and hardware simultaneous update functions is particularly useful in applications where only selective DAC channels are to be updated simultaneously, while the other channels remain unaffected and have synchronous channel updates.

#### **POWER-DOWN COMMANDS**

The DACx578 uses four modes of operation. These modes are accessed by using control bits C3, C2, C1, and C0. The control bits must be set to '0100'. When the control bits are set correctly, the four different power-down modes are software programmable by setting bits PD0 (DB13) and PD1 (DB14) in the control register. Table 16 shows how to control the operating mode with data bits PD0 (DB13), and PD1 (DB14). The DACx578 treats the power-down condition as data; all the operational modes are still valid for power down. It is possible to broadcast a power-down condition to all the DACx578s in a system. It is also possible to powerdown a channel and update data on other channels. Further, it is possible to write to the DAC register/buffer of the DAC channel that is powered down. When the DAC channel is then powered on, it contains the new value.

When both the PD0 and PD1 bits are set to '0', the device works normally with its typical consumption of 1.02~mA at 5.5V. However, for the three power-down modes, the supply current falls to  $0.42\mu\text{A}$  at 5.5V ( $0.25\mu\text{A}$  at 2.7V). Not only does the supply current fall, but the output stage also switches internally from the output amplifier to a resistor network of known values as shown in Figure 117.

The advantage of this switching is that the output impedance of the device is known while it is in power-down mode. As described in Table 16, there are three different power-down options.  $V_{\text{OUT}}$  can be connected internally to GND through a  $1k\Omega$  resistor, a  $100k\Omega$  resistor, or open circuited (High-Z).



For example: C3, C2, C1, and C0 = '0100' and DB14 and DB13 = '11' represent a power-down condition with High-Z output impedance for a selected channel. DB14 and DB13 = '01' represents a power-down condition with  $1k\Omega$  output impedance, while DB14 and DB13 = '10' represents a power-down condition with  $100k\Omega$  output impedance.

**Table 16. DAC Operating Modes** 

PD1 (DB14)	PD0 (DB13)	DAC OPERATING MODES
0	0	Power on selected DACs
0	1	Power down selected DACs, 1kΩ to GND
1	0	Power down selected DACs, 100kΩ to GND
1	1	Power down selected DACs, High-Z to GND




Figure 117. Output Stage During Power-Down

# **CLEAR CODE REGISTER AND CLR PIN**

The DACx578 contains a clear code register. The clear code register can be accessed via the serial interface (I<sup>2</sup>C) and is user configurable. Bringing the CLR pin low clears the contents of all DAC registers and all DAC buffers and replaces the code with the

code determined by the clear code register. The clear code register can be written to by applying the commands showed in Table 14. The default setting of the clear code register sets the output of all DAC channels to 0V when the CLR pin is brought low. The CLR pin is falling-edge triggered; therefore, the device exits clear code mode on the falling edge of the acknowledge signal that follows LSDB of the next write sequence. If the CLR pin is executed (brought low) during a write sequence, this write sequence is aborted and the DAC registers and DAC buffers are cleared as described above.

When performing a software reset of the device, the clear code register is reset to the default mode (DB5 = '0', DB4 = '0'). Setting the clear code register to DB4 = '1' and DB5 = '1' ignores any activity on the external CLR pin.

#### SOFTWARE RESET FUNCTION

The DACx578 contains a software reset feature. When the software reset feature is executed, the device (all DAC channels) are reset to the power-on reset code. All registers inside the device are reset to the respective default settings. The DACx578 has an additional feature of switching straight to high speed mode after reset. Table 17 shows all the different modes of the software reset function.

**Table 17. Software Reset Modes** 

DB15	DB14	OPERATING MODES
0	0	Default Software reset. Equivalent to Power- on-Reset
х	1	Software reset and set part in High Speed Mode
1	0	Software reset and maintain High Speed Mode state



#### **OPERATING EXAMPLES: DAC7578**

For the following examples X = don't care; value can be either '0' or '1'.

# I<sup>2</sup>C Standard and Fast mode examples (ADDR0 and LDAC pin tied low) (TSSOP package)

## Example 1: Write Mid Scale to Data Buffer A and Update Channel A Output

Start	Address	ACK	Command and Access Byte	ACK	MSDB	ACK	LSDB	ACK	Stop
S	1001 0000		0000 0000		1000 0000		0000 XXXX		Р

Channel A updates to Mid Scale after the falling edge of the last ACK cycle

# Example 2: Power-Down Channel B, C, and H with Hi-Z Output

Start	Address	ACK	Command and Access Byte	ACK	MSDB	ACK	LSDB	ACK	Stop
S	1001 0000		0100 XXXX		X111 0000		110X XXXX		P

#### Example 3: Read-back the value of the input register of DAC Channel G

Start	Address	ACK	Command and Access Byte	ACK	Repeated Start	Address	ACK	MSDB (from DAC7578)	ACK	LSDB (from DAC7578)
s	1001 0000		0000 0110		Sr	1001 0001		XXXX XXXX		XXXX 0000

# Example 4: Write multiple bytes of data to Channel F. Write Full Scale and then Quarter Scale to Channel F

Start	Address	ACK	Command and Access Byte	ACK	MSDB	ACK	LSDB	ACK*	MSDB	ACK	LSDB	ACK**	Stop	
S	1001 0000		0000 0101		1111 1111		1111 XXXX		0100 0000		0000 XXXX		Р	

Channel F updates to Full Scale after the falling edge of the 4th ACK\* cycle and then Channel F updates to quarter scale after falling edge of the last ACK\*\* cycle.

# I<sup>2</sup>C High Speed mode example (ADDR0 and LDAC pin tied low) (TSSOP package)

#### Example 5: Write Mid Scale and then Full Scale to all DAC channels.

Start	HS Master Code	NOT	Repeated Start	Address	ACK	Command and Access Byte	ACK	MSDB	ACK	LSDB	ACK	MSDB	ACK	LSDB	ACK	Stop
s	0000 1000		Sr	1001 0000		0011 1111		1000 0000		0000 XXXX		1111 1111		1111 XXXX		Р

All Channels update to Mid Scale after the falling edge of the 4th ACK cycle and then all Channels update to Full scale after falling edge of the last ACK cycle.



#### **APPLICATION INFORMATION**

#### **DAC NOISE PERFORMANCE**

Output noise spectral density at the  $V_{OUTX}$  pin versus frequency is depicted in Figure 55 for full-scale, midscale, and zero-scale input codes. The typical noise density reduces to  $104nV/\sqrt{Hz}$  at 1kHz for mid scale code with external reference as shown in Figure 55. Integrated output noise between 0.1Hz and 10Hz is close to  $3\mu V_{PP}$  (midscale), as shown in Figure 56.

# **BIPOLAR OPERATION USING THE DACx578**

The DACx578 family of products is designed for single-supply operation, but a bipolar output range is also possible using the circuit in either Figure 118. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier.

The output voltage for any input code can be calculated with Equation 2.

$$V_{OUT} = \left(V_{REF} \times Gain \times \left(\frac{D_{IN}}{2^{n}}\right) \times \left(\frac{R_{1} + R_{2}}{R_{1}}\right) - V_{REF} \times \left(\frac{R2}{R1}\right)\right)$$
(2)

#### Where:

 $D_{IN}$  = decimal equivalent of the binary code that is loaded to the DAC register. It can range from 0 to 4095 (12 bit), 0 to 1023 (10 bit), and 0 to 255 (8 bit)

n = resolution in bits

Gain = 1

$$V_{OUT} = \left(\frac{10 \times D_{IN}}{2^n}\right) - 5V \tag{3}$$

This result has an output voltage range of ±5V with 000h corresponding to a -5V output and FFFh corresponding to a +5V output for the 12 bit DAC7578.




Figure 118. Bipolar Output Range Using External Reference at 5V

#### MICROPROCESSOR INTERFACING

A basic connection diagram to the SCL and SDA pins of the DACx578 is shown in Figure 119. The DACx578 interfaces directly to standard mode, fast mode and high speed mode of 2-Wire compatible serial interfaces. The DACx578 does not perform clock stretching (pulling SCL low), as a result it is not necessary to provide for this function unless other devices on the same bus require this function. Pull-up resistors are required on both the SDA and SCL lines as the bus-drivers are open-drain. The size of these pull-up resistors depends on the operating speed and capacitance of the bus lines. Higher value resistors consume less power but increase transition time on the bus limiting the bus speed. Long bus lines have higher capacitance and require smaller pull-up resistors to compensate. The resistors should not be too small; if they are, bus drivers may not be able to pull the bus lines low.




Figure 119. Typical Connections of the DACx578



# **CONNECTING MULTIPLE DEVICES**

Multiple devices of DACx578 family can be connected on the same bus. Using the address pin, the DACx578 can be set to one of three different I<sup>2</sup>C addresses for the TSSOP package and one of eight addresses for the QFN package. An example showing three DACx578 devices in TSSOP package is shown if Figure 120. Note that only one set of pull-up resistors is needed per bus. The pull-up resistor values may need to be lowered slightly to compensate for the additional bus capacitance due to multiple devices and increased bus length.




Figure 120. Typical Connections of the Multiple DACx578 on the Same Bus



#### PARAMETER DEFINITIONS

With the increased complexity of many different specifications listed in product data sheets, this section summarizes selected specifications related to digital-to-analog converters.

# STATIC PERFORMANCE

Static performance parameters are specifications such as differential nonlinearity (DNL) or integral nonlinearity (INL). These are dc specifications and provide information on the accuracy of the DAC. They are most important in applications where the signal changes slowly and accuracy is required.

#### Resolution

Generally, the DAC resolution can be expressed in different forms. Specifications such as IEC 60748-4 recognize the numerical, analog, and relative resolution. The numerical resolution is defined as the number of digits in the chosen numbering system necessary to express the total number of steps of the transfer characteristic, where a step represents both a digital input code and the corresponding discrete analogue output value. The most commonly-used definition of resolution provided in data sheets is the numerical resolution expressed in bits.

## Least Significant Bit (LSB)

The least significant bit (LSB) is defined as the smallest value in a binary coded system. The value of the LSB can be calculated by dividing the full-scale output voltage by  $2^n$ , where n is the resolution of the converter.

# **Most Significant Bit (MSB)**

The most significant bit (MSB) is defined as the largest value in a binary coded system. The value of the MSB can be calculated by dividing the full-scale output voltage by 2. Its value is one-half of full-scale.

## Relative Accuracy or Integral Nonlinearity (INL)

Relative accuracy or integral nonlinearity (INL) is defined as the maximum deviation between the real transfer function and a straight line passing through the endpoints of the ideal DAC transfer function. INL is measured in LSBs.

# **Differential Nonlinearity (DNL)**

Differential nonlinearity (DNL) is defined as the maximum deviation of the real LSB step from the ideal 1LSB step. Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. If the DNL is less than 1LSB, the DAC is said to be monotonic.

## **Full-Scale Error**

Full-scale error is defined as the deviation of the real full-scale output voltage from the ideal output voltage while the DAC register is loaded with the full-scale code (for example, for 12 bit resolution 0xFFF). Ideally, the output should be AVDD – 1 LSB. The full-scale error is expressed in percent of full-scale range (%FSR).

#### Offset Error

The offset error is defined as the difference between actual output voltage and the ideal output voltage in the linear region of the transfer function. This difference is calculated by using a straight line defined by two codes (for example, for 12 bit resolution code 30 and 4050). Since the offset error is defined by a straight line, it can have a negative or positive value. Offset error is measured in mV.

#### **Zero-Code Error**

The zero-code error is defined as the DAC output voltage, when all '0's are loaded into the DAC register. Zero-scale error is a measure of the difference between actual output voltage and ideal output voltage (0V). It is expressed in mV. It is primarily caused by offsets in the output amplifier.

#### **Gain Error**

Gain error is defined as the deviation in the slope of the real DAC transfer characteristic from the ideal transfer function. Gain error is expressed as a percentage of full-scale range (%FSR).

#### **Full-Scale Error Drift**

Full-scale error drift is defined as the change in full-scale error with a change in temperature. Full-scale error drift is expressed in units of µV/°C.

#### Offset Error Drift

Offset error drift is defined as the change in offset error with a change in temperature. Offset error drift is expressed in  $\mu V/^{\circ}C$ .

# Zero-Code Error Drift

Zero-code error drift is defined as the change in zero-code error with a change in temperature. Zero-code error drift is expressed in  $\mu V/^{\circ}C$ .

#### **Gain Temperature Coefficient**

The gain temperature coefficient is defined as the change in gain error with changes in temperature. The gain temperature coefficient is expressed in ppm of FSR/°C.

#### Power-Supply Rejection Ratio (PSRR)

Power-supply rejection ratio (PSRR) is defined as the ratio of change in output voltage to a change in supply voltage for a full-scale output of the DAC. The PSRR of a device indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is measured in decibels (dB).



## Monotonicity

Monotonicity is defined as a slope whose sign does not change. If a DAC is monotonic, the output changes in the same direction or remains at least constant for each step increase (or decrease) in the input code.

#### DYNAMIC PERFORMANCE

Dynamic performance parameters are specifications such as settling time or slew rate, which are important in applications where the signal rapidly changes and/or high frequency signals are present.

#### **Slew Rate**

The output slew rate (SR) of an amplifier or other electronic circuit is defined as the maximum rate of change of the output voltage for all possible input signals.

$$SR = \max \left( \left| \frac{\Delta V_{OUT}(t)}{\Delta t} \right| \right)$$

Where  $\Delta V_{OUT}(t)$  is the output produced by the amplifier as a function of time t.

## **Output Voltage Settling Time**

Settling time is the total time (including slew time) for the DAC output to settle within an error band around its final value after a change in input. Settling times are specified to within ±0.003% (or whatever value is specified) of full-scale range (FSR).

#### Code Change/Digital-to-Analog Glitch Energy

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nanovolt-seconds (nV-s), and is measured when the digital input code is changed by 1LSB at the major carry transition.

## Digital Feed-through

Digital feed-through is defined as impulse seen at the output of the DAC from the digital inputs of the DAC. It is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus; that is, from all '0's to all '1's and vice versa.

#### Channel-to-Channel DC Crosstalk

Channel-to-channel dc crosstalk is defined as the dc change in the output level of one DAC channel in response to a change in the output of another DAC channel. It is measured with a full-scale output change on one DAC channel while monitoring another DAC channel remains at midscale. It is expressed in LSB.

# **DAC Output Noise Density**

Output noise density is defined as internally-generated random noise. Random noise is characterized as a spectral density ( $nV/\sqrt{Hz}$ ). It is measured by loading the DAC to midscale and measuring noise at the output.

#### **DAC Output Noise**

DAC output noise is defined as any voltage deviation of DAC output from the desired value (within a particular frequency band). It is measured with a DAC channel kept at midscale while filtering the output voltage within a band of 0.1Hz to 10Hz and measuring its amplitude peaks. It is expressed in terms of peak-to-peak voltage (Vpp).

#### Full-Scale Range (FSR)

Full-scale range (FSR) is the difference between the maximum and minimum analog output values that the DAC is specified to provide; typically, the maximum and minimum values are also specified. For an n-bit DAC, these values are usually given as the values matching with code 0 and  $2^n$ -1.



#### **LAYOUT**

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power The DACx578 offers single-supply operation, and is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output. As a result of the single ground of the DACx578. pin all currents(including digital and analog return currents for the DAC) must flow through a single point. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.

The power applied to AVDD should be well-regulated and low noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. As with the GND connection, AVDD should be connected to a power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. In addition, a 1µF to 10µF capacitor and 0.1µF bypass capacitor are strongly recommended. In some situations, additional bypassing may be required, such as a 100µF electrolytic capacitor or even a Pi filter made up of inductors and capacitors - all designed to essentially low-pass filter the supply and remove the high-frequency noise.



# **REVISION HISTORY**

Changes from Original (March 2010) to Revision A	Page
Changed Changed the data sheet From: Product Preview To: Production Data	1
Changes from Revision A (August 2010) to Revision B	Page
Changed in Table 14, Power-Down Register section, bit DB12 through bit DB5 values were reversed	35
Changed in Table 15. Power-Down Register section, bit DB7 through bit DB0 values were reversed	37

www.ti.com 30-Apr-2025

#### PACKAGING INFORMATION

Orderable part number			Package   Pins	Package qty   Carrier	<b>J</b> 17 1		MSL rating/ Peak reflow	Op temp (°C)	Part marking
part number	(1)	(2)			(3)	Ball material	(5)		(6)
DAC5578SPW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC5578
DAC5578SPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC5578
DAC5578SRGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC5578
DAC5578SRGET	Active	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC5578
DAC6578SPW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC6578
DAC6578SPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC6578
DAC6578SRGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC6578
DAC6578SRGET	Active	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC6578
DAC7578SPW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7578
DAC7578SPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7578
DAC7578SRGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7578
DAC7578SRGET	Active	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7578

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Apr-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 5-Dec-2023

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5578SPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DAC5578SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DAC5578SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DAC6578SPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DAC6578SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DAC6578SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DAC7578SPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DAC7578SRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DAC7578SRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 5-Dec-2023



\*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5578SPWR	TSSOP	PW	16	2000	350.0	350.0	43.0
DAC5578SRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
DAC5578SRGET	VQFN	RGE	24	250	210.0	210.0 185.0	
DAC6578SPWR	TSSOP	PW	16	2000	350.0	350.0	43.0
DAC6578SRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
DAC6578SRGET	VQFN	RGE	24	250	210.0	185.0	35.0
DAC7578SPWR	TSSOP	PW	16	2000	350.0	350.0	43.0
DAC7578SRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
DAC7578SRGET	VQFN	RGE	24	250	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

# **TUBE**



# \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DAC5578SPW	PW	TSSOP	16	90	530	10.2	3600	3.5
DAC6578SPW	PW	TSSOP	16	90	530	10.2	3600	3.5
DAC7578SPW	PW	TSSOP	16	90	530	10.2	3600	3.5

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..





SMALL OUTLINE PACKAGE



# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated