

MAX3243E 具有 $\pm 15\text{kV}$ IEC ESD 保护功能的 3V 至 5.5V 多通道 RS-232 线路驱动器/接收器

1 特性

- 用于 IBM™ PC/AT™ 串行端口的单芯片和单电源接口
- 为 RS-232 总线引脚提供 ESD 保护
 - $\pm 15\text{kV}$ 人体放电模型 (HBM)
 - $\pm 8\text{kV}$ IEC61000-4-2, 接触放电
 - $\pm 15\text{kV}$ IEC61000-4-2, 气隙放电
- 符合或超出 TIA/EIA-232-F 和 ITU V.28 标准的要求
- 由 3V 至 5.5V V_{CC} 电源供电
- 始终有效同相接收器输出 (ROUT2B)
- 旨在以高达 500kbit/s 的数据速率传输数据
- 低待机电流: $1\mu\text{A}$ (典型值)
- 外部电容器: $4 \times 0.1\mu\text{F}$
- 接受 5V 逻辑输入及 3.3V 电源
- 旨在可与 maxim MAX3243E 互换
- 串行鼠标驱动能力
- 自动断电功能, 在没有检测到有效 RS-232 信号时禁用驱动器输出
- 封装选项包括塑料小外形封装 (DW)、紧缩小外形封装 (DB) 和薄型紧缩小外形 (PW) 封装

2 应用

- 电池供电型系统
- 有线网络
- 数据中心和企业级计算
- 电池供电型系统
- 笔记本电脑
- 便携式计算机
- 掌上电脑
- 手持设备


3 说明

MAX3243E 器件由三个线路驱动器、五个线路接收器和一个双电荷泵电路组成, 在串行端口连接引脚上具有 $\pm 15\text{kV}$ ESD (HBM 和 IEC61000-4-2, 空气间隙放电) 和 $\pm 8\text{kV}$ ESD (IEC61000-4-2, 接触放电) 保护。该器件符合 TIA/EIA-232-F 的要求并在异步通信控制器与串行端口连接器之间提供电气接口。这种驱动器和接收器的组合可满足对在 IBM PC/AT 中使用的典型串行端口的需求或与之兼容。电荷泵和四个小型外部电容器支持由 3V 至 5.5V 单电源供电。另外, 该器件包括一个始终有效同相输出 (ROUT2B), 这使得使用振铃指示的应用能够在器件断电的情况下发送数据。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
MAX3243E	SSOP (DB) (28)	10,20 mm × 5,30 mm
	SOIC (DW) (28)	17,90 mm × 7,50 mm
	TSSOP (PW) (28)	9,70mm × 4,40mm
	VQFN (RHB) (32)	5,00mm × 5,00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



简化版电路



Table of Contents

1 特性.....	1	7.10 Driver Switching Characteristics.....	9
2 应用.....	1	7.11 Receiver Switching Characteristics.....	9
3 说明.....	1	7.12 Auto-Powerdown Switching Characteristics.....	9
4 Revision History.....	2	8 Parameter Measurement Information.....	10
5 说明 (续).....	2	9 Detailed Description.....	12
6 Pin Configuration and Functions.....	3	9.1 Overview.....	12
7 Specifications.....	6	9.2 Functional Block Diagram.....	12
7.1 Absolute Maximum Ratings.....	6	9.3 Feature Description.....	13
7.2 ESD Ratings.....	6	9.4 Device Functional Modes.....	13
7.3 ESD Ratings - IEC Specifications.....	6	10 Application and Implementation.....	14
7.4 Recommended Operating Conditions.....	6	10.1 Application Information.....	14
7.5 Thermal Information.....	7	10.2 Typical Application.....	14
7.6 Electrical Characteristics.....	7	10.3 Power Supply Recommendations.....	17
7.7 Driver Electrical Characteristics.....	8	10.4 Layout.....	17
7.8 Receiver, Electrical Characteristics.....	8	11 Mechanical, Packaging, and Orderable Information.....	18
7.9 Auto-Powerdown Electrical Characteristics.....	8		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (September 2011) to Revision E (October 2022)	Page
• 添加了器件信息表、ESD 等级、ESD 等级 - IEC 规格、热性能信息、详细说明、电源建议、布局、器件和文档支持以及机械、封装和可订购信息	1
• 删除了“订购信息”表.....	1
• 在整个数据表中 250kBit/s 至 : 500kbit/s (在声明中)	1
• Changed the I _{CC} Supply current auto-powerdown disabled MAX value from 1 mA to 1.2 mA in the <i>Electrical Characteristics</i>	7

Changes from Revision C (February 2009) to Revision D (September 2011)	Page
• Deleted "VALID RIN RS-232 LEVEL" from INPUTS.....	13
• Deleted "ROUT2B is active" RECEIVER STATUS and combined ROUT outputs.....	13
• Added table "Outputs ROUT2B and INVALID" defining truth for ROUT2B and INVALID outputs.	13

5 说明 (续)

该器件以高达 250kbit/s 的数据信号传输速率运行，驱动器输出压摆率最高为 30V/μs。

MAX3243EC 器件的额定工作温度范围为 0°C 至 70°C。MAX3243EI 器件的额定工作温度范围为 -40°C 至 85°C。

6 Pin Configuration and Functions




图 6-1. RHB Package, 32 Pin (VQFN), Top View

表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	RIN1	I	RS-232 receiver inputs
2	RIN2		
3	RIN3		
4	RIN4		
5	RIN5		
6	DOUT1	O	RS-232 driver outputs
7	DOUT2		
8	DOUT3		
9	NC	—	Not connected internally
10	DIN3	I	Driver inputs
11	DIN2		
12	DIN1		
13	ROUT5	O	Receiver outputs
14	ROUT4		
15	ROUT3		
16	NC	—	Not connected internally
17	ROUT2	O	Receiver outputs
18	ROUT1		
19	ROUT2B		
20	INVALID	O	Invalid Output Pin
21	FORCEOFF	I	Auto Powerdown Control input (Refer to Truth Table)
22	FORCEON	I	Auto Powerdown Control input (Refer to Truth Table)
23	C1-	—	Negative terminal of the voltage-doubler charge-pump capacitor
24	GND	—	Ground
25	NC	—	Not connected internally
26	V _{CC}	—	3-V to 5.5-V supply voltage

表 6-1. Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
27	V+	—	Positive charge pump output voltage
28	C1+	—	Positive terminals of the voltage-doubler charge-pump capacitors
29	C2+	—	
30	C2-	—	Negative terminal of the voltage-doubler charge-pump capacitor
31	V-	—	Negative charge pump output voltage
32	NC	—	Not connected internally




图 6-2. DB, DW, or PW Package, 28 Pin (SSOP, SOIC, TSSOP), Top View

表 6-2. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	C2+	—	Positive terminal of the voltage-doubler charge-pump capacitor
2	C2-	—	Negative terminal of the voltage-doubler charge-pump capacitor
3	V-		Negative charge pump output voltage
4	RIN1	I	RS-232 receiver inputs
5	RIN2		
6	RIN3		
7	RIN4		
8	RIN5		
9	DOUT1	O	RS-232 driver outputs
10	DOUT2		
11	DOUT3		
12	DIN3	I	Driver inputs
13	DIN2		
14	DIN1		
15	ROUT5	O	Receiver outputs
16	ROUT4		
17	ROUT3		
18	ROUT2		
19	ROUT1		
20	ROUT2B	—	Always-active noninverting receiver output;
21	INVALID	O	Invalid Output Pin
22	FORCEOFF	I	Auto Powerdown Control input (Refer to Truth Table)
23	FORCEON	I	Auto Powerdown Control input (Refer to Truth Table)
24	C1-	—	Negative terminal of the voltage-doubler charge-pump capacitor
25	GND	—	Ground
26	V _{CC}	—	3-V to 5.5-V supply voltage
27	V+	—	Positive charge pump output voltage
28	C1+	—	Positive terminal of the voltage-doubler charge-pump capacitor

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		- 0.3	6	V
V+	Positive output supply voltage range ⁽²⁾		- 0.3	7	V
V -	Negative output supply voltage range ⁽²⁾		0.3	- 7	V
V+ - V -	Output supply voltage difference ⁽²⁾			13	V
V _I	Input voltage range	Driver (FORCEOFF, FORCEON)	- 0.3	6	V
		Receiver	- 25	25	
V _O	Output voltage range	Driver	- 13.2	13.2	V
		Receiver (INVALID)	- 0.3	V _{CC} + 0.3	
T _{std}	Storage temperature range		- 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 DOUT1/2/3, RIN1/2/3/4/5 pins ⁽¹⁾	±15,000 V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Contact Discharge ⁽¹⁾	±8,000	V
		IEC 61000-4-2 Air-gap Discharge ⁽¹⁾	±15,000	

(1) For DB, PW and RHB package only: A minimum of 1-μF capacitor between V_{CC} and GND is required to meet the specified IEC 61000-4-2 rating.

7.4 Recommended Operating Conditions

See 图 10-1 ⁽¹⁾

			MIN	NOM	MAX	UNIT
Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	V
		V _{CC} = 5 V	4.5	5	5.5	
V _{IH} Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON	V _{CC} = 3.3 V	2			V
		V _{CC} = 5 V	2.4			
V _{IL} Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON				0.8	V
V _I Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
V _I Receiver input voltage			- 25		25	V
T _A Operating free-air temperature		MAX3243EC	0		70	°C
		MAX3243EI	- 40		85	

(1) Test conditions are C1 - C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2 - C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

7.5 Thermal Information

THERMAL METRIC ⁽¹⁾		{DB} (SSOP)	{DW} (SOIC)	{PW} (TSSOP)	{RHB} (VQFN)	UNIT
		28 PINS	28 PINS	28 PINS	32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	76.1	59.0	70.3	34.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.8	28.8	21.0	25.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.4	30.3	29.2	14.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	7.4	7.8	1.3	0.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	37.0	30.0	28.8	14.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	5.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.6 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see [Figure 10-1](#))

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I_I	Input leakage current	FORCEOFF, FORCEON		±0.01	±1	μA
I_{CC}	Supply current ($T_A = 25^\circ\text{C}$)	Auto-powerdown disabled No load, FORCEOFF and FORCEON at V_{CC} For DB, PW and RHB package		0.3	1.2	mA
		Auto-powerdown disabled No load, FORCEOFF and FORCEON at V_{CC} For DW package		0.3	1	mA
		Powered off No load, FORCEOFF at GND		1	10	μA
		Auto-powerdown enabled No load, FORCEOFF at V_{CC} , FORCEON at GND, All RIN are open or grounded, All DIN are grounded		1	10	

- (1) Test conditions are $C1 - C4 = 0.1 \mu\text{F}$ at $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $C1 = 0.047 \mu\text{F}$, $C2 - C4 = 0.33 \mu\text{F}$ at $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$.
 (2) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.

7.7 Driver Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see 图 10-1)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	All DOUT at R _L = 3 kΩ to GND	5	5.4	V
V _{OL}	Low-level output voltage	All DOUT at R _L = 3 kΩ to GND	- 5	- 5.4	V
V _O	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DIN3 = V _{CC} , 3-kΩ to GND at DOUT3, DOUT1 = DOUT2 = 2.5 mA	±5		V
I _{IH}	High-level input current	V _I = V _{CC}	±0.01	±1	μA
I _{IL}	Low-level input current	V _I at GND	±0.01	±1	μA
V _{hys}	Input hysteresis			±1	V
I _{OS}	Short-circuit output current ⁽³⁾	V _{CC} = 3.6 V, V _O = 0 V		±60	mA
		V _{CC} = 5.5 V, V _O = 0 V			
r _o	Output resistance	V _{CC} , V ₊ , and V ₋ = 0 V, V _O = ±2 V	300	10M	Ω
I _{off}	Output leakage current	FORCEOFF = GND, V _O = ±12 V, V _{CC} = 0 to 5.5 V		±25	μA

(1) Test conditions are C1 – C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2 – C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(3) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

7.8 Receiver, Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see 图 10-1)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = - 1 mA	V _{CC} - 0.6	V _{CC} - 0.1	V
V _{OL}	Low-level output voltage	I _{OH} = 1.6 mA		0.4	V
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 3.3 V	1.6	2.4	V
		V _{CC} = 5 V	1.9	2.4	
V _{IT-}	Negative-going input threshold voltage	V _{CC} = 3.3 V	0.6	1.1	V
		V _{CC} = 5 V	0.8	1.4	
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})		0.5		V
I _{off}	Output leakage current (except ROUT2B)	FORCEOFF = 0 V	±0.05	±10	μA
r _i	Input resistance	V _I = ±3 V or ±25 V	3	5	7 kΩ

(1) Test conditions are C1 – C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2 – C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

7.9 Auto-Powerdown Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see 图 8-5)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{IT+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	2.7	V
V _{IT-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	- 2.7	V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	- 0.3	0.3 V
V _{OH}	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _{CC}	V _{CC} - 0.6	V
V _{OL}	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = V _{CC}	0.4	V

7.10 Driver Switching Characteristics

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see 图 10-1)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
	Maximum data rate	$C_L = 1000 \text{ pF}$, One DOUT switching, $R_L = 3 \text{ k}\Omega$ See 图 8-1	250	500		kbit/s
$t_{sk(p)}$	Pulse skew ⁽³⁾	$C_L = 150 \text{ pF}$ to 2500 pF , $R_L = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$, See 图 8-2		100		ns
$SR(tr)$	Slew rate, transition region (see 图 8-1)	$V_{CC} = 3.3 \text{ V}$, $R_L = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$, PRR = 250 kbit/s				V/ μs
		$C_L = 150 \text{ pF}$ to 1000 pF	6		30	
		$C_L = 150 \text{ pF}$ to 2500 pF	4		30	

- (1) Test conditions are $C_1 - C_4 = 0.1 \mu\text{F}$ at $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $C_1 = 0.047 \mu\text{F}$, $C_2 - C_4 = 0.33 \mu\text{F}$ at $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$.
(2) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.
(3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

7.11 Receiver Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	TYP ⁽²⁾	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	$C_L = 150 \text{ pF}$, See 图 8-3	150	ns
t_{PHL}	Propagation delay time, high- to low-level output		150	ns
t_{en}	Output enable time	$C_L = 150 \text{ pF}$, $R_L = 3 \text{ k}\Omega$, See 图 8-4	200	ns
t_{dis}	Output disable time		200	ns
$t_{sk(p)}$	Pulse skew ⁽³⁾	See 图 8-3	50	ns

- (1) Test conditions are $C_1 - C_4 = 0.1 \mu\text{F}$ at $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $C_1 = 0.047 \mu\text{F}$, $C_2 - C_4 = 0.33 \mu\text{F}$ at $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$.
(2) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.
(3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.



7.12 Auto-Powerdown Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see 图 8-5)

PARAMETER		TEST CONDITIONS	TYP ⁽¹⁾	UNIT
t_{valid}	Propagation delay time, low- to high-level output	$V_{CC} = 5 \text{ V}$	1	μs
$t_{invalid}$	Propagation delay time, high- to low-level output	$V_{CC} = 5 \text{ V}$	30	μs
t_{en}	Supply enable time	$V_{CC} = 5 \text{ V}$	100	μs



- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.

8 Parameter Measurement Information





- A. C_L includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50\ \Omega$, 50 % duty cycle, $t_r \leq 10\text{ ns}$, $t_f \leq 10\text{ ns}$.

图 8-1. Driver Slew Rate




- A. C_L includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50\ \Omega$, 50 % duty cycle, $t_r \leq 10\text{ ns}$, $t_f \leq 10\text{ ns}$.

图 8-2. Driver Pulse Skew




- A. C_L includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50\ \Omega$, 50 % duty cycle, $t_r \leq 10\text{ ns}$, $t_f \leq 10\text{ ns}$.

图 8-3. Receiver Propagation Delay Times




TEST CIRCUIT





- A. C_L includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50 \Omega$, 50 % duty cycle, $t_r \leq 10$ ns, $t_f \leq 10$ ns.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

图 8-4. Receiver Enable and Disable Times



TEST CIRCUIT



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50 \Omega$, 50 % duty cycle, $t_r \leq 10$ ns, $t_f \leq 10$ ns.

图 8-5. INVALID Propagation Delay Times and Supply Enabling Time


9 Detailed Description

9.1 Overview

The MAX3243E device consists of three line drivers, five line receivers, and a dual charge-pump circuit with ± 15 -kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ± 8 -kV ESD (IEC61000-4-2, Contact Discharge) protection on serial-port connection pins. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector.

The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, the device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/ μ s driver output slew rate.

9.2 Functional Block Diagram



9.3 Feature Description

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1 μ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high, and should be done when driving a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V or has been between -0.3 V and 0.3 V for less than 30 μ s. INVALID is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30 μ s. Refer to Figure 8-5 for receiver input levels.

9.4 Device Functional Modes

Figure 9-1 through 9-3 show the device functional modes.

表 9-1. Each Driver

INPUTS ⁽¹⁾				OUTPUT	DRIVER STATUS
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	
X	X	L	X	Z	Powered off
L	H	H	X	H	Normal operation with auto-powerdown disabled
H	H	H	X	L	
L	L	H	Yes	H	Normal operation with auto-powerdown enabled
H	L	H	Yes	L	
X	L	H	No	Z	Powered off by auto-powerdown feature

表 9-2. Each Receiver

INPUTS ⁽¹⁾			OUTPUT	RECEIVER STATUS
RIN	FORCEON	FORCEOFF	ROUT	
X	X	L	Z	Powered off
L	X	H	H	Normal operation with auto-powerdown disabled/enabled
H	X	H	L	
Open	X	H	H	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

表 9-3. Outputs ROUT2B and INVALID

INPUTS ⁽¹⁾				OUTPUTS		OUTPUT STATUS
VALID RIN RS-232 LEVEL	RIN2	FORCEON	FORCEOFF	INVALID	ROUT2B	
Yes	L	X	X	H	L	Always active
Yes	H	X	X	H	H	
Yes	Open	X	X	H	L	
No	Open	X	X	L	L	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

10 Application and Implementation

备注


以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Application Information

For proper operation, add capacitors as shown in 图 10-1. Pins 12 through 23 connect to UART or general purpose logic lines. RS-232 lines on Pins 4 through 11 connect to a connector or cable.

10.2 Typical Application

Three driver and five receiver channels are supported for full duplex transmission with hardware flow control. The five 5-k Ω resistors are internal to the MAX3243E.



† C3 can be connected to V_{CC} or GND

- A. Resistor values shown are nominal.
- B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

图 10-1. Typical Operating Circuit and Capacitor Values

10.2.1 Design Requirements

For this design example, use the values in 表 10-1.

- V_{CC} minimum is 3 V and maximum is 5.5 V.
- Maximum recommended bit rate is 250 kbps.

表 10-1. V_{CC} vs Capacitor Values

V_{CC}	C1	C2, C3, and C4
3.3 V $\pm$ 0.3 V	0.1 μ F	0.1 μ F
5 V $\pm$ 0.5 V	0.047 μ F	0.33 μ F
3 V to 5.5 V	0.1 μ F	0.47 μ F

10.2.2 Detailed Design Procedure

MAX3243E has integrated charge-pump that generates positive and negative rails needed for RS-232 signal levels. Main design requirement is that charge-pump capacitor terminals must be connected with recommended capacitor values. Charge-pump rail voltages and device supply pin must be properly bypassed with ceramic capacitors.

10.2.2.1 ESD Protection

TI MAX3243E devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ± 15 -kV in all states: normal operation, shutdown, and powered down. The MAX3243E devices are designed to continue functioning properly after an ESD occurrence without any latchup.

The MAX3243E devices have three specified ESD limits on the driver outputs and receiver inputs, with respect to GND:

- ± 15 -kV Human Body Model (HBM)
- ± 15 -kV IEC61000-4-2, Air-Gap Discharge (formerly IEC1000-4-2)
- ± 8 -kV IEC61000-4-2, Contact Discharge

10.2.2.1.1 ESD Test Conditions

ESD testing is stringently performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

10.2.2.1.2 Human Body Model (HBM)

The Human Body Model of ESD testing is shown in 图 10-2, while 图 10-3 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the DUT through a 1.5-k Ω resistor.




图 10-2. HBM ESD Test Circuit




图 10-3. Typical HBM Current Waveform

10.2.2.1.3 IEC61000-4-2 (Formerly Known as IEC1000-4-2)

Unlike the HBM, MM, and CDM, ESD tests that apply to component level integrated circuits, the IEC61000-4-2 is a system-level ESD testing and performance standard that pertains to the end equipment. The MAX3243E device is designed to enable the manufacturer in meeting the highest level (Level 4) of IEC61000-4-2 ESD protection with no further need of external ESD protection circuitry. The more stringent IEC test standard has a higher peak current than the HBM, due to the lower series resistance in the IEC model.

图 10-4 shows the IEC61000-4-2 model, and 图 10-5 shows the current waveform for the corresponding ± 8 -kV Contact-Discharge (Level 4) test. This waveform is applied to a probe that has been connected to the DUT. On the other hand, the corresponding ± 15 -kV (Level 4) Air-Gap Discharge test involves approaching the DUT with an already energized probe.




图 10-4. Simplified IEC61000-4-2 ESD Test Circuit




图 10-5. Typical Current Waveform of IEC61000-4-2 ESD Generator

10.2.2.1.4 Machine Model

The Machine Model (MM) ESD test applies to all pins using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test is no longer as pertinent to the RS-232 pins.

10.3 Power Supply Recommendations

The V_{CC} voltage must be connected to the same power source used for logic device connected to DIN and ROUT pins. V_{CC} must be between 3 V and 5.5 V.

10.4 Layout

As shown in [Layout Example](#), charge-pump and supply voltage capacitors must be located very close to device pins. Non-polarized ceramic capacitors are recommended. If polarized tantalum or electrolytic capacitors are used, they should be connected as per [Typical Operating Circuit and Capacitor Values](#).

10.4.1 Layout Example




图 10-6. Example Layout

Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.3 Trademarks

IBM™ and PC/AT™ are trademarks of International Business Machines Corporation.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
MAX3243ECDB	Obsolete	Production	SSOP (DB) 28	-	-	Call TI	Call TI	0 to 70	MAX3243EC
MAX3243ECDBR	Active	Production	SSOP (DB) 28	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC
MAX3243ECDW	Obsolete	Production	SOIC (DW) 28	-	-	Call TI	Call TI	0 to 70	MAX3243EC
MAX3243ECDWR	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC
MAX3243ECPWR	Active	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP243EC
MAX3243ECRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	0 to 70	MP243E
MAX3243EIDBR	Active	Production	SSOP (DB) 28	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI
MAX3243EIDW	Obsolete	Production	SOIC (DW) 28	-	-	Call TI	Call TI	-40 to 85	MAX3243EI
MAX3243EIDWR	Active	Production	SOIC (DW) 28	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI
MAX3243EIPWR	Active	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI
MAX3243EIRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MR243E

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3243ECDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX3243ECDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MAX3243ECPWR	TSSOP	PW	28	2000	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1
MAX3243ECPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MAX3243ECRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MAX3243ECRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MAX3243EIDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX3243EIDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MAX3243EIPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MAX3243EIPWR	TSSOP	PW	28	2000	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1
MAX3243EIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MAX3243EIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3243ECDBR	SSOP	DB	28	2000	356.0	356.0	35.0
MAX3243ECDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MAX3243ECPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
MAX3243ECPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
MAX3243ECRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
MAX3243ECRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MAX3243EIDBR	SSOP	DB	28	2000	356.0	356.0	35.0
MAX3243EIDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MAX3243EIPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
MAX3243EIPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
MAX3243EIRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
MAX3243EIRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0

DW (R-PDSO-G28)


PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AE.

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153



4214853/B 03/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT



DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4214853/B 03/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214853/B 03/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:18X



SOLDER MASK DETAILS

4223442/B 08/2019


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司